Electronic Components Datasheet Search |
|
DS26502L Datasheet(PDF) 2 Page - Dallas Semiconductor |
|
DS26502L Datasheet(HTML) 2 Page - Dallas Semiconductor |
2 / 125 page DS26502 T1/E1/J1/64KCC BITS Element 2 of 125 TABLE OF CONTENTS 1. FEATURES .......................................................................................................................7 1.1 GENERAL .....................................................................................................................................7 1.2 LINE INTERFACE ...........................................................................................................................7 1.3 JITTER ATTENUATOR (T1/E1 MODES ONLY) ..................................................................................7 1.4 FRAMER/FORMATTER ...................................................................................................................8 1.5 TEST AND DIAGNOSTICS ...............................................................................................................8 1.6 CONTROL PORT............................................................................................................................8 2. SPECIFICATIONS COMPLIANCE ...................................................................................9 3. BLOCK DIAGRAMS .......................................................................................................11 4. PIN FUNCTION DESCRIPTION .....................................................................................14 4.1 TRANSMIT PLL ...........................................................................................................................14 4.2 TRANSMIT SIDE ..........................................................................................................................14 4.3 RECEIVE SIDE ............................................................................................................................15 4.4 CONTROLLER INTERFACE............................................................................................................16 4.5 JTAG.........................................................................................................................................21 4.6 LINE INTERFACE .........................................................................................................................21 4.7 POWER ......................................................................................................................................22 5. PINOUT...........................................................................................................................23 6. HARDWARE CONTROLLER INTERFACE....................................................................26 6.1 TRANSMIT CLOCK SOURCE .........................................................................................................26 6.2 INTERNAL TERMINATION..............................................................................................................26 6.3 LINE BUILD-OUT .........................................................................................................................27 6.4 RECEIVER OPERATING MODES....................................................................................................27 6.5 TRANSMITTER OPERATING MODES..............................................................................................28 6.6 MCLK PRE-SCALER ...................................................................................................................28 6.7 OTHER HARDWARE CONTROLLER MODE FEATURES ....................................................................29 7. PROCESSOR INTERFACE ............................................................................................30 7.1 PARALLEL PORT FUNCTIONAL DESCRIPTION................................................................................30 7.2 SPI SERIAL PORT INTERFACE FUNCTIONAL DESCRIPTION............................................................30 7.2.1 Clock Phase and Polarity..................................................................................................................... 30 7.2.2 Bit Order............................................................................................................................................... 30 7.2.3 Control Byte ......................................................................................................................................... 30 7.2.4 Burst Mode........................................................................................................................................... 30 7.2.5 Register Writes..................................................................................................................................... 31 7.2.6 Register Reads .................................................................................................................................... 31 7.3 REGISTER MAP...........................................................................................................................32 7.3.1 Power-Up Sequence ............................................................................................................................ 34 7.3.2 Test Reset Register ............................................................................................................................. 34 7.3.3 Mode Configuration Register ............................................................................................................... 35 7.4 INTERRUPT HANDLING ................................................................................................................38 7.5 STATUS REGISTERS....................................................................................................................38 7.6 INFORMATION REGISTERS...........................................................................................................39 7.7 INTERRUPT INFORMATION REGISTERS .........................................................................................39 8. T1 FRAMER/FORMATTER CONTROL REGISTERS ....................................................40 8.1 T1 CONTROL REGISTERS............................................................................................................40 9. E1 FRAMER/FORMATTER CONTROL REGISTERS....................................................46 9.1 E1 CONTROL REGISTERS ...........................................................................................................46 |
Similar Part No. - DS26502L |
|
Similar Description - DS26502L |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |