Electronic Components Datasheet Search |
|
U631H64BDK45 Datasheet(PDF) 8 Page - Simtek Corporation |
|
U631H64BDK45 Datasheet(HTML) 8 Page - Simtek Corporation |
8 / 13 page U631H64 8 March 31, 2006 STK Control #ML0045 Rev 1.0 n: The software sequence is clocked with E controlled READs. o: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs. p: Note that STORE cycles (but not RECALL) are aborted by VCC < VSWITCH (STORE inhibit). q: An automatic RECALL also takes place at power up, starting when VCC exceeds VSWITCH and takes tRESTORE. VCC must not drop below VSWITCH once it has been exceeded for the RECALL to function properly. r: Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence. s: If the Chip Enable Pulse Width is less than ta(E) (see Read Cycle) but greater than or equal tw(E)SR, than the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated. No. Software Controlled STORE/RECALL Cyclel, n Symbol 25 35 45 Unit Alt. IEC Min. Max. Min. Max. Min. Max. 25 STORE/RECALL Initiation Time tAVAV tcR 25 35 45 ns 26 Chip Enable to Output Inactiveo tELQZ tdis(E)SR 600 600 600 ns 27 STORE Cycle Timep tELQXS td(E)S 10 10 10 ms 28 RECALL Cycle Timeq tELQXR td(E)R 20 20 20 μs 29 Address Setup to Chip Enabler tAVELN tsu(A)SR 00 0 ns 30 Chip Enable Pulse Widthr, s tELEHN tw(E)SR 20 25 35 ns 31 Chip Disable to Address Changer tEHAXN th(A)SR 00 0 ns Ai E DQi Output tcR tw(E)SR High Impedance ADDRESS 1 VALID VALID Software Controlled STORE/RECALL Cycler, s, t, u (E = HIGH after STORE initiation) ADDRESS 6 tcR (25) (25) th(A)SR (31) (30) tsu(A)SR Ai E DQi Output tcR tw(E)SR High Impedance ADDRESS 1 VALID VALID ADDRESS 6 td(E)S (27) (28) (25) th(A)SR (31) (30) tsu(A)SR (29) tdis(E)SR (26) th(A)SR (31) tsu(A)SR (29) tw(E)SR th(A)SR (31) (30) tsu(A)SR (29) (5) tdis(E) Software Controlled STORE/RECALL Cycler, s, t, u (E = LOW after STORE initiation) tdis(E)SR (26) (29) td(E)S (27) (28) td(E)R td(E)R t: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the U631H64 performs a STORE or RECALL. u: E must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles. |
Similar Part No. - U631H64BDK45 |
|
Similar Description - U631H64BDK45 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |