Electronic Components Datasheet Search |
|
AZP92 Datasheet(PDF) 2 Page - Arizona Microtek, Inc |
|
AZP92 Datasheet(HTML) 2 Page - Arizona Microtek, Inc |
2 / 7 page AZP92 April 2007 REV - 3 www.azmicrotek.com 2 TIMING DIAGRAM SIGNAL DESCRIPTION PIN/PAD FUNCTION D/D ¯ Data Inputs Q/Q ¯ Data Outputs VBB Reference Voltage Output BIAS Input Bias Return EN Enable/Reset Input EN-SEL Enable Logic Select DIV-SEL Divide Ratio Select VEE Negative Supply VCC Positive Supply ENABLE TRUTH TABLE EN-SEL EN Q Q ¯ NC NC CMOS Low or VEE CMOS High, VCC or NC Low Data High Data VEE VEE CMOS Low, VEE or NC CMOS High or VCC Low Data High Data 20k Ω to V EE 20k Ω to V EE PECL Low, VEE or NC PECL High or VCC Data Low Data High Q D (EN-SEL CONNECTED TO VEE VIA 20k RESISTOR) (EN-SEL OPEN OR CONNECTED TO VEE) EN (PECL) (CMOS) (DIV-SEL CONNECTED TO VEE) (DIV-SEL OPEN) EN Q DIVIDE TRUTH TABLE DIV-SEL DIVIDE RATIO NC ÷1 VEE 1 ÷2 1 DIV-SEL connection must be ≤1Ω. |
Similar Part No. - AZP92 |
|
Similar Description - AZP92 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |