 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SCN68681E1F40 Datasheet(PDF) 4 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
SCN68681E1F40 Datasheet(HTML) 4 Page - NXP Semiconductors |
|
|
4 / 28 page  Philips Semiconductors Product specification SCN68681 Dual asynchronous receiver/transmitter (DUART) 1998 Sep 04 4 BLOCK DIAGRAM 8 D0–D7 R/WN DTACKN CSN A1–A4 RESETN INTRN X1/CLK X2 4 BUS BUFFER OPERATION CONTROL ADDRESS DECODE R/W CONTROL INTERRUPT CONTROL IMR ISR TIMING BAUD RATE GENERATOR CLOCK SELECTORS COUNTER/ TIMER XTAL OSC CSRA CSRB ACR CTLR CHANNEL A TRANSMIT HOLDING REG TRANSMIT SHIFT REGISTER RECEIVE HOLDING REG (3) RECEIVE SHIFT REGISTER MR1, 2 CRA SRA INPUT PORT CHANGE OF STATE DETECTORS (4) OUTPUT PORT FUNCTION SELECT LOGIC OPCR TxDA RxDA IP0-IP5 OP0-OP7 VCC GND IVR CHANNEL B (AS ABOVE) IPCR ACR OPR CTLR U IACKN RxDB TxDB 8 6 SD00108 Figure 2. Block Diagram |
Similar Part No. - SCN68681E1F40 |
|
Similar Description - SCN68681E1F40 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
