Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MACH220-15JC Datasheet(PDF) 6 Page - Advanced Micro Devices

Part # MACH220-15JC
Description  High-Density EE CMOS Programmable Logic
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

MACH220-15JC Datasheet(HTML) 6 Page - Advanced Micro Devices

Back Button MACH220-15JC Datasheet HTML 2Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 3Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 4Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 5Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 6Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 7Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 8Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 9Page - Advanced Micro Devices MACH220-15JC Datasheet HTML 10Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 33 page
background image
AMD
6
MACH220-10/12/15/20
FUNCTIONAL DESCRIPTION
The MACH220 consists of eight PAL blocks connected
by a switch matrix. There are 48 I/O pins and 4
dedicated input pins feeding the switch matrix. These
signals are distributed to the four PAL blocks for efficient
design implementation. There are 4 clock pins that can
also be used as dedicated inputs.
All inputs and I/O pins have built-in pull-up resistors.
While it is always good design practice to tie unused
pins high or low, the pull-up resistors provide design
security and stability in the event that unused pins are
left disconnected.
The PAL Blocks
Each PAL block in the MACH220 (Figure 1) contains a
48-product-term logic array, a logic allocator, 6 output
macrocells, 6 buried macrocells, and 6 I/O cells. The
switch matrix feeds each PAL block with 26 inputs. This
makes the PAL block look effectively like an independ-
ent “PAL26V12” with 6 buried macrocells.
In addition to the logic product terms, two output enable
product terms, an asynchronous reset product term,
and an asynchronous preset product term are provided.
One of the two output enable product terms can be
chosen within each I/O cell in the PAL block. All flip-flops
within the PAL block are initialized together.
The Switch Matrix
The MACH220 switch matrix is fed by the inputs and
feedback signals from the PAL blocks. Each PAL block
provides 12 internal feedback signals and 6 I/O
feedback signals. The switch matrix distributes these
signals back to the PAL blocks in an efficient manner
that also provides for high performance. The design
software automatically configures the switch matrix
when fitting a design into the device.
The Product-Term Array
The MACH220 product-term array consists of 48
product terms for logic use, and 4 special-purpose
product terms.
Two of the special-purpose product
terms provide programmable output enable, one
provides asynchronous reset, and one provides
asynchronous preset.
The Logic Allocator
The logic allocator in the MACH220 takes the 48 logic
product terms and allocates them to the 12 macrocells
as needed. Each macrocell can be driven by up to 16
product terms. The design software automatically
configures the logic allocator when fitting the design into
the device.
Table 1 illustrates which product term clusters are
available to each macrocell within a PAL block. Refer to
Figure 1 for cluster and macrocell numbers.
Table 1. Logic Allocation
Available
Output
Buried
Clusters
M0
C0, C1, C2
M1
C0, C1, C2, C3
M2
C1, C2, C3, C4
M3
C2, C3, C4, C5
M4
C3, C4, C5, C6
M5
C4, C5, C6, C7
M6
C5, C6, C7, C8
M7
C6, C7, C8, C9
M8
C7, C8, C9, C10
M9
C8, C9, C10, C11
M10
C9, C10, C11
M11
C10, C11
Macrocell
The Macrocell
The MACH220 has two types of macrocell: output and
buried. The output macrocells can be configured as
either registered, latched, or combinatorial, with pro-
grammable polarity. The macrocell provides internal
feedback whether configured with or without the flip-
flop. The registers can be configured as D-type or
T-type, allowing for product-term optimization.
The flip-flops can individually select one of four
clock/gate pins, which are also available as data inputs.
The registers are clocked on the LOW-to-HIGH
transition of the clock signal. The latch holds its data
when the gate input is HIGH, and is transparent when
the gate input is LOW. The flip-flops can also be
asynchronously initialized with the common asynchro-
nous reset and preset product terms.
The buried macrocells are the same as the output
macrocells if they are used for generating logic. In that
case, the only thing that distinguishes them from the
output macrocells is the fact that there is no I/O cell
connection, and the signal is only used internally. The
buried macrocell can also be configured as an input
register or latch.
The I/O Cell
The I/O cell in the MACH220 consists of a three-state
output buffer. The three-state buffer can be configured
in one of three ways: always enabled, always disabled,
or controlled by a product term. If product term control is
chosen, one of two product terms may be used to
provide the control. The two product terms that are
available are common to all I/O cells in a PAL block.
These choices make it possible to use the macrocell as
an output, an input, a bidirectional pin, or a three-state
output for use in driving a bus.


Similar Part No. - MACH220-15JC

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
MACH220-15JC LATTICE-MACH220-15JC Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
More results

Similar Description - MACH220-15JC

ManufacturerPart #DatasheetDescription
logo
Advanced Micro Devices
MACH210A-7 AMD-MACH210A-7 Datasheet
301Kb / 51P
   High-Density EE CMOS Programmable Logic
logo
Lattice Semiconductor
MACH445-12 LATTICE-MACH445-12 Datasheet
214Kb / 28P
   High-Density EE CMOS Programmable Logic
MACH435-12 LATTICE-MACH435-12 Datasheet
254Kb / 30P
   High-Density EE CMOS Programmable Logic
MACH230-10 LATTICE-MACH230-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
MACH220-10 LATTICE-MACH220-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
logo
Advanced Micro Devices
MACH211SP-7 AMD-MACH211SP-7 Datasheet
251Kb / 37P
   High-Density EE CMOS Programmable Logic
logo
Lattice Semiconductor
MACH110-12 LATTICE-MACH110-12 Datasheet
191Kb / 24P
   High-Density EE CMOS Programmable Logic
MACH130-15 LATTICE-MACH130-15 Datasheet
194Kb / 24P
   High-Density EE CMOS Programmable Logic
MACH215-12 LATTICE-MACH215-12 Datasheet
245Kb / 30P
   High-Density EE CMOS Programmable Logic
MACHLV210-12 LATTICE-MACHLV210-12 Datasheet
221Kb / 29P
   High Density EE CMOS Programmable Logic
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com