Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


SAA6588T Datasheet(PDF) 12 Page - NXP Semiconductors

Part No. SAA6588T
Description  RDS/RBDS pre-processor
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

 12 page
background image
1997 Sep 01
12
Philips Semiconductors
Product specification
RDS/RBDS pre-processor
SAA6588
Table 4
Selection of error correction mode for synchronization search
Table 5
Selection of data output protocol and DAVN signal
Table 6
Description of pause level and flywheel setting bytes (byte1W)
Table 7
Description of pause time/oscillator frequency and quality detector sensitivity setting (byte 2W)
Table 8
Control bits PL0 and PL1
SYM1
SYM0
MODE
DESCRIPTION
0
0
SYNCA
no error correction
0
1
SYNCB
error correction of a burst error maximum 2 bits
1
0
SYNCC
error correction of a burst error maximum 5 bits
1
1
SYNCD
no error correction; no E-E block sequence allowed (for RBDS mode, E-A or D-E
block sequences are still allowed)
DAC1
DAC0
MODE
FUNCTION
DESCRIPTION
0
0
DAVA
standard
processing mode
RDS standard output mode;
synchronization search: DAVN = HIGH;
synchronized: block information available and DAVN active after
detection of a new block (every 26 bits)
0
1
DAVB
fast PI search
mode
synchronization search: for fast PI search, block information
available and DAVN active only if a correct A-block is detected;
synchronized: same as standard DAVA mode
1
0
DAVC
reduced data
request
processing mode
synchronization search: DAVN inactive = HIGH;
synchronized: block information available and DAVN active only
after detection of two new blocks (every 52 bits)
11
−−
BIT
NAME
FUNCTION
7
PL1
level sensitivity for pause detection; see Table 8
6
PL0
5 to 0
FEB5 to FEB0
maximum number of error blocks for synchronization hold flywheel (0 to 63)
BIT
NAME
FUNCTION
7
PTF1
time criteria for pause (20 to 160 ms); see Table 9
oscillator frequency: n
× 4.332 MHz (n = 1 to 4); see Table 9
6
PTF0
5
SOSC
0: set pause time criteria via PFT1 and PFT0
1: select oscillator frequency via PFT1 and PFT0
4 to 0
SQS4 to SQS0
adjustment of signal quality detector sensitivity (
−9 to +9.6 dB); see Table 10
PL1
PL0
PAUSE LEVEL
(mV RMS)
BELOW DOLBY LEVEL
(dB)
FM DEVIATION
(kHz)
0
0
11
30.2
1.0
0
1
17
26.2
1.6
1
0
27
22.2
2.5
1
1
43
18.2
4.0




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
LM9701Digital Image Processor w/ Integrated Pre-processor 1 2 3 4 5 National Semiconductor (TI)

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl