Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


SAA6588T Datasheet(PDF) 8 Page - NXP Semiconductors

Part No. SAA6588T
Description  RDS/RBDS pre-processor
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

 8 page
background image
1997 Sep 01
8
Philips Semiconductors
Product specification
RDS/RBDS pre-processor
SAA6588
Data processing control
The pre-processor provides different operating modes
selectable via the external I2C-bus. The data processing
control performs the pre-selected operating modes and
controls the requested output of the RDS/RBDS
information.
Restart of synchronization mode:
The ‘restart synchronization’ (NWSY) control mode
immediately terminates the actual synchronization and
restarts a new synchronization search procedure.
The NWSY flag is automatically reset after the restart of
synchronization by the decoder.
This mode is required for a fast new synchronization on
the RDS/RBDS data from a new transmitter station if the
tuning frequency is changed by the radio set.
Restart of synchronization search is furthermore
automatically carried out if the internal flywheel signals
a loss of synchronization (see Section “Flywheel for
synchronization hold”).
Error correction control mode for synchronization:
For error correction and identification of valid blocks
during synchronization search, three different modes
are selectable. (SYM1, SYM0, see Table 4).
RBDS processing mode:
The pre-processor is suitable for receivers intended for
the European (RDS) as well as for the USA (RBDS)
standard. If RBDS mode is selected via the I2C-bus, the
block detection and the error detection and correction
are adjusted to RBDS data processing.
Data available control mode:
The pre-processor provides three different RDS/RBDS
data output processing modes selectable via the ‘data
available’ control mode: (see also Section “RDS/RBDS
data output” and Table 5).
Standard processing mode: if the decoder is
synchronized and a new block is received (every
26 bits), the actual RDS/RBDS information of the last
two blocks is available with every new received block.
Fast PI search mode: during synchronization search
and if a new A-block is received, the actual RDS/RBDS
information of this or the last two A-blocks respectively
is available with every new received A-block. If the
decoder is synchronized, the standard processing mode
is valid.
Reduced data request processing mode: if the
decoder is synchronized and two new blocks are
received (every 52 bits), the actual RDS/RBDS
information of the last two blocks is available with every
two new received blocks.
The RDS/RBDS pre-processor provides data output of the
block identification, the RDS/RBDS information words and
error detection and correction status of the last two blocks
as well as signal quality indication and general decoder
status information.
In addition, the decoder controls also the data request from
the external main controller. The pre-processor activates
the ‘data overflow’ status flag DOFL
(see Section “Programming”), if the decoder is
synchronized and a new RDS/RBDS block is received
before the previously processed block was completely
transmitted via I2C-bus. After detection of data overflow
the interface registers are not updated until reset of the
data overflow flag by reading via the I2C-bus.
RDS/RBDS data output
The decoded RDS/RBDS block information and the
current pre-processor status is available via the I2C-bus.
For synchronization of data request between main
controller and pre-processor the additional data available
output signal is used.
If the decoder has processed new information for the main
controller the data available signal (DAVN) is activated
(LOW) under the following conditions (see also Table 5):
• During synchronization search in DAVB mode if a valid
A-block has been detected. This mode can be used for
fast search tuning (detection and comparison of the PI
code contained in the A-block).
• During synchronization search in any DAV mode, if two
blocks in correct sequence have been detected
(synchronization criterion).
• If the pre-processor is synchronized and in mode DAVA
and DAVB a new block has been processed. This mode
is the standard data processing mode, if the decoder is
synchronized.
• If the pre-processor is synchronized and in DAVC mode
two new blocks have been processed.
• If the pre-processor is synchronized and in any DAV
mode loss of synchronization is detected (flywheel
counter overflow and resulting restart of
synchronization).
• In any DAV mode, if a reset condition caused by
power-on or voltage-drop is detected.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
LM9701Digital Image Processor w/ Integrated Pre-processor 1 2 3 4 5 National Semiconductor (TI)

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl