 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPC8555PXAQE Datasheet(PDF) 3 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
MPC8555PXAQE Datasheet(HTML) 3 Page - Freescale Semiconductor, Inc |
|
|
3 / 88 page  MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 3 Overview • Security Engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i, iSCSI, and IKE processing. The Security Engine contains 4 Crypto-channels, a Controller, and a set of crypto Execution Units (EUs). The Execution Units are: — Public Key Execution Unit (PKEU) supporting the following: – RSA and Diffie-Hellman – Programmable field size up to 2048-bits – Elliptic curve cryptography – F2m and F(p) modes – Programmable field size up to 511-bits — Data Encryption Standard Execution Unit (DEU) – DES, 3DES – Two key (K1, K2) or Three Key (K1, K2, K3) – ECB and CBC modes for both DES and 3DES — Advanced Encryption Standard Unit (AESU) – Implements the Rinjdael symmetric key cipher – Key lengths of 128, 192, and 256 bits.Two key – ECB, CBC, CCM, and Counter modes — ARC Four execution unit (AFEU) – Implements a stream cipher compatible with the RC4 algorithm – 40- to 128-bit programmable key — Message Digest Execution Unit (MDEU) – SHA with 160-bit or 256-bit message digest – MD5 with 128-bit message digest – HMAC with either algorithm — Random Number Generator (RNG) — 4 Crypto-channels, each supporting multi-command descriptor chains – Static and/or dynamic assignment of crypto-execution units via an integrated controller – Buffer size of 256 Bytes for each execution unit, with flow control for large data sizes • High-performance RISC CPM operating at up to 333 MHz — CPM software compatibility with previous PowerQUICC families — One instruction per clock — Executes code from internal ROM or instruction RAM — 32-bit RISC architecture — Tuned for communication environments: instruction set supports CRC computation and bit manipulation. — Internal timer — Interfaces with the embedded e500 core processor through a 32-Kbyte dual-port RAM and virtual DMA channels for each peripheral controller — Handles serial protocols and virtual DMA |
Similar Part No. - MPC8555PXAQE |
|
Similar Description - MPC8555PXAQE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
