Electronic Components Datasheet Search |
|
MPC866PZP133A Datasheet(PDF) 3 Page - Freescale Semiconductor, Inc |
|
MPC866PZP133A Datasheet(HTML) 3 Page - Freescale Semiconductor, Inc |
3 / 96 page MPC866/MPC859 Hardware Specifications, Rev. 2 Freescale Semiconductor 3 Features — ATM port-to-port switching capability without the need for RAM-based microcode — Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability — Optional statistical cell counters per PHY — UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell transmission time. (The earlier UTOPIA level 1 specification is also supported.) – Multi-PHY support on the MPC866, MPC859P, and MPC859T – Four PHY support on the MPC866/859 — Parameter RAM for both SPI and I2C can be relocated without RAM-based microcode — Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a 'split' bus — AAL2/VBR functionality is ROM-resident. • Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits) • Thirty-two address lines • Memory controller (eight banks) — Contains complete dynamic RAM (DRAM) controller — Each bank can be a chip select or RAS to support a DRAM bank — Up to 30 wait states programmable per memory bank — Glueless interface to page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other memory devices. — DRAM controller programmable to support most size and speed memory interfaces — Four CAS lines, four WE lines, and one OE line — Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory) — Variable block sizes (32 Kbytes–256 Mbytes) — Selectable write protection — On-chip bus arbitration logic • General-purpose timers — Four 16-bit timers cascadable to be two 32-bit timers — Gate mode can enable/disable counting — Interrupt can be masked on reference match and event capture • Fast Ethernet controller (FEC) — Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA multiplexed bus • System integration unit (SIU) — Bus monitor — Software watchdog — Periodic interrupt timer (PIT) — Low-power stop mode — Clock synthesizer — Decrementer and time base from the PowerPC architecture — Reset controller — IEEE 1149.1 test access port (JTAG) |
Similar Part No. - MPC866PZP133A |
|
Similar Description - MPC866PZP133A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |