Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XCB56364PV100 Datasheet(PDF) 11 Page - Freescale Semiconductor, Inc

Part # XCB56364PV100
Description  24-Bit Audio Digital Signal Processor
Download  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

XCB56364PV100 Datasheet(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button XCB56364PV100 Datasheet HTML 7Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 8Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 9Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 10Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 11Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 12Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 13Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 14Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 148 page
background image
Serial Host Interface
DSP56364 Technical Data, Rev. 4.1
Freescale Semiconductor
2-7
2.7
Serial Host Interface
The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or I2C mode.
Table 2-9 Serial Host Interface Signals
Signal
Name
Signal
Type
State During
Reset
Signal Description
SCK
Input or
output
Tri-stated
SPI Serial Clock—The SCK signal is an output when the SPI is configured as a master
and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is
configured as a master, the SCK signal is derived from the internal SHI clock generator.
When the SPI is configured as a slave, the SCK signal is an input, and the clock signal
from the external master synchronizes the data transfer. The SCK signal is ignored by
the SPI if it is defined as a slave and the slave select (SS) signal is not asserted. In both
the master and slave SPI devices, data is shifted on one edge of the SCK signal and is
sampled on the opposite edge where data is stable. Edge polarity is determined by the
SPI transfer protocol.
SCL
Input or
output
Tri-stated
I2C Serial Clock—SCL carries the clock for I2C bus transactions in the I2C mode. SCL
is a Schmitt-trigger input when configured as a slave and an open-drain output when
configured as a master. SCL should be connected to VCC through a pull-up resistor.
This signal is tri-stated during hardware, software, and individual reset. Thus, there is
no need for an external pull-up in this state.
This input is 5 V tolerant.
MISO
Input or
output
Tri-stated
SPI Master-In-Slave-Out—When the SPI is configured as a master, MISO is the
master data input line. The MISO signal is used in conjunction with the MOSI signal for
transmitting and receiving serial data. This signal is a Schmitt-trigger input when
configured for the SPI Master mode, an output when configured for the SPI Slave
mode, and tri-stated if configured for the SPI Slave mode when SS is deasserted. An
external pull-up resistor is not required for SPI operation.
SDA
Input or
open-drain
output
Tri-stated
I2C Data and Acknowledge—In I2C mode, SDA is a Schmitt-trigger input when
receiving and an open-drain output when transmitting. SDA should be connected to
VCC through a pull-up resistor. SDA carries the data for I
2C transactions. The data in
SDA must be stable during the high period of SCL. The data in SDA is only allowed to
change when SCL is low. When the bus is free, SDA is high. The SDA line is only
allowed to change during the time SCL is high in the case of start and stop events. A
high-to-low transition of the SDA line while SCL is high is a unique situation, and is
defined as the start event. A low-to-high transition of SDA while SCL is high is a unique
situation defined as the stop event.
This signal is tri-stated during hardware, software, and individual reset. Thus, there is
no need for an external pull-up in this state.
This input is 5 V tolerant.
MOSI
Input or
output
Tri-stated
SPI Master-Out-Slave-In—When the SPI is configured as a master, MOSI is the
master data output line. The MOSI signal is used in conjunction with the MISO signal
for transmitting and receiving serial data. MOSI is the slave data input line when the
SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for
the SPI Slave mode.


Similar Part No. - XCB56364PV100

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
XCB56364PV100 MOTOROLA-XCB56364PV100 Datasheet
2Mb / 162P
   24-Bit Audio Digital Signal Processor
logo
Freescale Semiconductor...
XCB56364PV100 FREESCALE-XCB56364PV100 Datasheet
1Mb / 148P
   24-Bit Audio Digital Signal Processor
logo
NXP Semiconductors
XCB56364PV100 NXP-XCB56364PV100 Datasheet
2Mb / 148P
   24-Bit Audio Digital Signal Processor
Rev. 4.1, 10/2007
More results

Similar Description - XCB56364PV100

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
DSP56364 MOTOROLA-DSP56364 Datasheet
2Mb / 162P
   24-Bit Audio Digital Signal Processor
logo
Freescale Semiconductor...
DSP56362 FREESCALE-DSP56362 Datasheet
2Mb / 152P
   24-Bit Audio Digital Signal Processor
logo
NXP Semiconductors
DSP56366 NXP-DSP56366 Datasheet
2Mb / 110P
   24-Bit Audio Digital Signal Processor
Rev. 3.1, 1/2007
DSP56364 NXP-DSP56364 Datasheet
2Mb / 148P
   24-Bit Audio Digital Signal Processor
Rev. 4.1, 10/2007
logo
Freescale Semiconductor...
DSPB56366AG120 FREESCALE-DSPB56366AG120 Datasheet
1Mb / 110P
   24-Bit Audio Digital Signal Processor
DSPB56367AG150 FREESCALE-DSPB56367AG150 Datasheet
1Mb / 100P
   24-Bit Audio Digital Signal Processor
logo
Motorola, Inc
DSP56362 MOTOROLA-DSP56362 Datasheet
2Mb / 168P
   24-Bit Audio Digital Signal Processor
logo
Freescale Semiconductor...
DSP56366 FREESCALE-DSP56366 Datasheet
1Mb / 110P
   24-Bit Audio Digital Signal Processor
DSP56367 FREESCALE-DSP56367 Datasheet
1Mb / 100P
   24-Bit Audio Digital Signal Processor
DSPB56364AF100 FREESCALE-DSPB56364AF100 Datasheet
1Mb / 148P
   24-Bit Audio Digital Signal Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com