Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

K7I641884M-FCI20 Datasheet(PDF) 6 Page - Samsung semiconductor

Part # K7I641884M-FCI20
Description  72Mb DDRII SRAM Specification
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

K7I641884M-FCI20 Datasheet(HTML) 6 Page - Samsung semiconductor

Back Button K7I641884M-FCI20 Datasheet HTML 2Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 3Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 4Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 5Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 6Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 7Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 8Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 9Page - Samsung semiconductor K7I641884M-FCI20 Datasheet HTML 10Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
2Mx36 & 4Mx18 DDRII CIO b4 SRAM
K7I643684M
K7I641884M
- 6 -
Rev. 1.3 March 2007
The K7I643684M and K7I641884M are 75,497,472-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.
They are organized as 2,097,152 words by 36bits for K7I643684M and 4,194,304 words by 18 bits for K7I641884M.
Address, data inputs, and all control signals are synchronized to the input clock (K or K).
Normally data outputs are synchronized to output clocks (C and C), but when C and C are tied high,
the data outputs are synchronized to the input clocks (K and K).
Read data are referenced to echo clock (CQ or CQ) outputs.
Read address and write address are registered on rising edges of the input K clocks.
Common address bus is used to access address both for read and write operations.
The internal burst counter is fixed to 4-bit sequential for both read and write operations.
Synchronous pipeline read and late write enable high speed operations.
Simple depth expansion is accomplished by using LD for port selection.
Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins for x18 (x36) device.
IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.
The K7I643684M and K7I641884M are implemented with SAMSUNG's high performance 6T CMOS technology
and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.
GENERAL DESCRIPTION
Read Operations
Read cycles are initiated by initiating R/W as high at the rising edge of the positive input clock K.
Address is presented and stored in the read address register synchronized with K clock.
For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.
The first pipelined data is transferred out of the device triggered by C clock following next K clock rising edge.
Next burst data is triggered by the rising edge of following C clock rising edge.
Continuous read operations are initiated with K clock rising edge.
And pipelined data are transferred out of device on every rising edge of both C and C clocks.
In case C and C tied to high, output data are triggered by K and K instead of C and C.
When the LD is disabled after a read operation, the K7I643684M and K7I641884M will first complete
burst read operation before entering into deselect mode at the next K clock rising edge.
Then output drivers disabled automatically to high impedance state.
Single Clock Mode
K7I643684M and K7I641884M can be operated with the single clock pair K and K, instead of C or C for output clocks.
To operate these devices in single clock mode, C and C must be tied high during power up
and must be maintained high during operation.
After power up, this device can
′t change to or from single clock mode.
System flight time and clock skew could not be compensated in this mode.
Write cycles are initiated by activating R/W as low at the rising edge of the positive input clock K.
Address is presented and stored in the write address register synchronized with next K clock.
For 4-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command.
The first "late writed" data is transferred and registered in to the device synchronous with next K clock rising edge.
Next burst data is transferred and registered synchronous with following K clock rising edge.
Continuous write operations are initiated with K rising edge.
And “late writed” data is presented to the device on every rising edge of both K and K clocks.
When the LD is disabled, the K7I643684M and K7I641884M will enter into deselect mode.
The device disregards input data presented on the same cycle W disabled.
The K7I643684M and K7I641884M support byte write operations.
With activating BW0 or BW1 (BW2 or BW3) in write cycle, only one byte of input data is presented.
In K7I641884M, BW0 controls write operation to D0:D8, BW1 controls write operation to D9:D17.
And in K7I643684M BW2 controls write operation to D18:D26, BW3 controls write operation to D27:D35.
Write Operations


Similar Part No. - K7I641884M-FCI20

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K7I641882M SAMSUNG-K7I641882M Datasheet
309Kb / 17P
   72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
K7I641882M SAMSUNG-K7I641882M Datasheet
417Kb / 18P
   2Mx36 & 4Mx18 DDRII CIO b2 SRAM
K7I641882M-EI16 SAMSUNG-K7I641882M-EI16 Datasheet
309Kb / 17P
   72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
K7I641882M-EI20 SAMSUNG-K7I641882M-EI20 Datasheet
309Kb / 17P
   72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
K7I641882M-EI25 SAMSUNG-K7I641882M-EI25 Datasheet
309Kb / 17P
   72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
More results

Similar Description - K7I641884M-FCI20

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K7J643682M SAMSUNG-K7J643682M Datasheet
320Kb / 17P
   72Mb M-die DDRII SRAM Specification
K7I643682M SAMSUNG-K7I643682M Datasheet
309Kb / 17P
   72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
K7I163682B SAMSUNG-K7I163682B_06 Datasheet
416Kb / 18P
   512Kx36 & 1Mx18 DDRII CIO b2 SRAM
K7I163684B SAMSUNG-K7I163684B Datasheet
422Kb / 18P
   512Kx36 & 1Mx18 DDRII CIO b4 SRAM
K7I323684C SAMSUNG-K7I323684C Datasheet
419Kb / 18P
   1Mx36 & 2Mx18 DDRII CIO b4 SRAM
K7I323682M SAMSUNG-K7I323682M Datasheet
377Kb / 17P
   1Mx36 & 2Mx18 DDRII CIO b2 SRAM
K7I643682M SAMSUNG-K7I643682M_07 Datasheet
417Kb / 18P
   2Mx36 & 4Mx18 DDRII CIO b2 SRAM
K7K1636T2C SAMSUNG-K7K1636T2C Datasheet
407Kb / 19P
   512Kx36 & 1Mx18 DDRII CIO b2 SRAM
K7K1636U2C SAMSUNG-K7K1636U2C Datasheet
600Kb / 19P
   512Kx36 & 1Mx18 DDRII CIO b2 SRAM
K7K3236T2C SAMSUNG-K7K3236T2C Datasheet
406Kb / 19P
   1Mx36 & 2Mx18 DDRII CIO b2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com