Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

3D7428S-2.5 Datasheet(PDF) 4 Page - Data Delay Devices, Inc.

Part # 3D7428S-2.5
Description  MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DATADELAY [Data Delay Devices, Inc.]
Direct Link  http://www.datadelay.com
Logo DATADELAY - Data Delay Devices, Inc.

3D7428S-2.5 Datasheet(HTML) 4 Page - Data Delay Devices, Inc.

  3D7428S-2.5 Datasheet HTML 1Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 2Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 3Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 4Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 5Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 6Page - Data Delay Devices, Inc. 3D7428S-2.5 Datasheet HTML 7Page - Data Delay Devices, Inc.  
Zoom Inzoom in Zoom Outzoom out
 4 / 7 page
background image
3D7428
APPLICATION NOTES (CONT’D)
LATCHED PARALLEL MODE
(MD = 1, AE PULSED)
The eight program pins P0 - P7 are loaded by the
falling edge of the Enable pulse, as shown in
Figure 3. After each change in delay value, a
settling time tEDV is required before the input is
accurately delayed.
SERIAL MODE (MD = 0)
While observing data setup (tDSC) and data hold
(tDHC) requirements, timing data is loaded in
MSB-to-LSB order by the rising edge of the clock
(SC) while the enable (AE) is high, as shown in
Figure 4. The falling edge of the enable (AE)
activates the new delay value which is reflected
at the output after a settling time tEDV. As data is
shifted into the serial data input (SI), the previous
contents of the 8-bit input register are shifted out
of the serial output port pin (SO) in MSB-to-LSB
order, thus allowing cascading of multiple
devices by connecting the serial output pin (SO)
of the preceding device to the serial data input
pin (SI) of the succeeding device, as illustrated in
Figure 5. The total number of serial data bits in a
cascade configuration must be eight times the
number of units, and each group of eight bits
must be transmitted in MSB-to-LSB order.
To initiate a serial read, enable (AE) is driven
high. After a time tEQV , bit 7 (MSB) is valid at the
serial output port pin (SO). On the first rising
edge of the serial clock (SC), bit 7 is loaded with
the value present at the serial data input pin (SI),
while bit 6 is presented at the serial output pin
(SO). To retrieve the remaining bits seven more
rising edges must be generated on the serial
clock line. The read operation is destructive.
Therefore, if it is desired that the original delay
setting remain unchanged, the read data must be
written back to the device(s) before the enable
(AE) pin is brought low.
The SO pin, if unused, must be allowed to float if
the device is configured in the serial
programming mode.
The serial mode is the only mode available on
the 8-pin version of the 3D7428.
PROGRAMMABLE
DELAY LINE
LATCH
8-BIT INPUT
REGISTER
MD
SC
SI
AE
IN
SO
OUT
P0 P1 P2 P3 P4 P5 P6 P7
MODE SELECT
SHIFT CLOCK
SERIAL INPUT
ADDRESS ENABLE
SIGNAL IN
SIGNAL OUT
SERIAL OUTPUT
PARALLEL INPUTS
Figure1: Functional block diagram
PREVIOUS
PREVIOUS
NEW VALUE
NEW VALUE
tPDX
tPDV
PARALLEL
INPUTS
P0-P7
DELAY
TIME
Figure 2: Non-latched parallel mode (MD=1, AE=1)
Doc #03003
DATA DELAY DEVICES, INC.
4
5/8/2006
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com


Similar Part No. - 3D7428S-2.5

ManufacturerPart #DatasheetDescription
logo
Data Delay Devices, Inc...
3D7428 DATADELAY-3D7428 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7428-0.25 DATADELAY-3D7428-0.25 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7428-0.5 DATADELAY-3D7428-0.5 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7428-1 DATADELAY-3D7428-1 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7428-1.5 DATADELAY-3D7428-1.5 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
More results

Similar Description - 3D7428S-2.5

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
3D3428 ETC-3D3428 Datasheet
509Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
logo
Data Delay Devices, Inc...
3D7408 DATADELAY-3D7408 Datasheet
65Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7428 DATADELAY-3D7428 Datasheet
513Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D3428 DATADELAY-3D3428 Datasheet
516Kb / 7P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7438)
3D7438 DATADELAY-3D7438 Datasheet
101Kb / 6P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7438)
3D3438 DATADELAY-3D3438 Datasheet
101Kb / 6P
   MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7438)
PDU18F DATADELAY-PDU18F Datasheet
292Kb / 5P
   8-BIT PROGRAMMABLE DELAY LINE
logo
Dallas Semiconductor
DS1021 DALLAS-DS1021 Datasheet
193Kb / 9P
   Programmable 8-Bit Silicon Delay Line
DS1020 DALLAS-DS1020 Datasheet
191Kb / 9P
   Programmable 8-Bit Silicon Delay Line
logo
Maxim Integrated Produc...
DS1020S-15 MAXIM-DS1020S-15 Datasheet
196Kb / 9P
   Programmable 8-Bit Silicon Delay Line
111799
More results


Html Pages

1 2 3 4 5 6 7


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com