Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PCF8577C Datasheet(PDF) 10 Page - NXP Semiconductors

Part # PCF8577C
Description  LCD direct/duplex driver with I2C-bus interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8577C Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button PCF8577C Datasheet HTML 6Page - NXP Semiconductors PCF8577C Datasheet HTML 7Page - NXP Semiconductors PCF8577C Datasheet HTML 8Page - NXP Semiconductors PCF8577C Datasheet HTML 9Page - NXP Semiconductors PCF8577C Datasheet HTML 10Page - NXP Semiconductors PCF8577C Datasheet HTML 11Page - NXP Semiconductors PCF8577C Datasheet HTML 12Page - NXP Semiconductors PCF8577C Datasheet HTML 13Page - NXP Semiconductors PCF8577C Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
1998 Jul 30
10
Philips Semiconductors
Product specification
LCD direct/duplex driver with
I2C-bus interface
PCF8577C
7
CHARACTERISTICS OF THE I2C-BUS
The I2C-bus is for 2-way, 2-line communication between
different ICs or modules. The two lines are a serial data
line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when
connected to the output stages of a device. Data transfer
may be initiated only when the I2C-bus is not busy.
7.1
Bit transfer
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line
at this time will be interpreted as control signals.
7.2
Start and stop conditions
Both data and clock lines remain HIGH when the I2C-bus
is not busy. A HIGH-to-LOW transition of the data line,
while the clock is HIGH is defined as the start condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the stop condition (P).
7.3
System configuration
A device generating a message is a ‘transmitter’, a device
receiving a message is the ‘receiver’. The device that
controls the message is the ‘master’ and the devices which
are controlled by the master are the ‘slaves’.
7.4
Acknowledge
The number of data bytes transferred between the start
and stop conditions from transmitter to receiver is not
limited. Each byte is followed by one acknowledge bit.
The acknowledge bit is a HIGH level put on the I2C-bus by
the transmitter whereas the master generates an extra
acknowledge related clock pulse. A slave receiver which is
addressed must generate an acknowledge after the
reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has
been clocked out of the slave transmitter. The device that
acknowledges has to pull down the SDA line during the
acknowledge clock pulse, set-up and hold times must be
taken into account. A master receiver must signal an end
of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of
the slave. In this event the transmitter must leave the data
line HIGH to enable the master to generate a stop
condition.
Fig.8 Bit transfer.
MBA607
data line
stable;
data valid
change
of data
allowed
SDA
SCL


Similar Part No. - PCF8577C

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
PCF8577C NXP-PCF8577C Datasheet
727Kb / 8P
   Smart, simple solutions for the 12 most common design concerns
August 2011
More results

Similar Description - PCF8577C

ManufacturerPart #DatasheetDescription
logo
Rohm
BU9910KV ROHM-BU9910KV Datasheet
135Kb / 15P
   Status display LCD driver for PCs with I2C Bus interface
logo
NXP Semiconductors
SAA1064TD-T NXP-SAA1064TD-T Datasheet
115Kb / 19P
   4-digit LED-driver with I2C-Bus interface
February 1991
SAA1064 PHILIPS-SAA1064 Datasheet
129Kb / 19P
   4-digit LED-driver with I2C-Bus interface
February 1991
logo
New Japan Radio
NJU6432B NJRC-NJU6432B Datasheet
262Kb / 8P
   DUPLEX LCD DRIVER
logo
Integral Corp.
INF8577N INTEGRAL-INF8577N Datasheet
251Kb / 9P
   LCD CONTROL IC WITH I2C INTERFACE
logo
Digital Core Design
DI2CM DCD-DI2CM Datasheet
148Kb / 5P
   I2C Bus Interface - Master
DI2CS DCD-DI2CS Datasheet
140Kb / 4P
   I2C Bus Interface - Slave
logo
NXP Semiconductors
PCF84C00 PHILIPS-PCF84C00 Datasheet
143Kb / 24P
   8-bit microcontroller with I2C-bus interface
1996 Nov 25
SC18IM700 NXP-SC18IM700 Datasheet
127Kb / 22P
   Master I2C-bus controller with UART interface
Rev. 02-10 August 2007
logo
New Japan Radio
NJU6576 NJRC-NJU6576 Datasheet
773Kb / 24P
   34COMMON x 101SEGMENT I2C-BUS BIT MAP LCD DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com