 |
 |
|
| SN54ALS161B_07 |
|
|||||||||||||||||
 TI
|
| |||||||||||||||||
|
3 page 
SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS SDAS276A – DECEMBER 1994 – REVISED JULY 2000 3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 logic diagram (positive logic) 1D C1 1D C1 1D C1 1 9 10 7 2 3 4 5 15 14 13 12 CLR LOAD ENT ENP CLK A B C RCO QA QB QC SN54ALS162B 1D C1 6 11 QD D Pin numbers shown are for the J package. |
