Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X5083 Datasheet(PDF) 5 Page - Intersil Corporation

Part # X5083
Description  CPU Supervisor with 8Kbit SPI EEPROM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X5083 Datasheet(HTML) 5 Page - Intersil Corporation

  X5083_06 Datasheet HTML 1Page - Intersil Corporation X5083_06 Datasheet HTML 2Page - Intersil Corporation X5083_06 Datasheet HTML 3Page - Intersil Corporation X5083_06 Datasheet HTML 4Page - Intersil Corporation X5083_06 Datasheet HTML 5Page - Intersil Corporation X5083_06 Datasheet HTML 6Page - Intersil Corporation X5083_06 Datasheet HTML 7Page - Intersil Corporation X5083_06 Datasheet HTML 8Page - Intersil Corporation X5083_06 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
5
FN8127.3
June 15, 2006
Principles of Operation
Power-on Reset
Application of power to the X5083 activates a power-on
reset circuit. This circuit goes LOW at 1V and pulls the
RESET pin active. This signal prevents the system
microprocessor from starting to operate with insufficient
voltage or prior to stabilization of the oscillator. RESET
active also blocks communication to the device through the
SPI interface. When VCC exceeds the device VTRIP value for
200ms (nominal) the circuit releases RESET, allowing the
processor to begin executing code. While VCC < VTRIP
communications to the device are inhibited.
Low Voltage Monitoring
During operation, the X5083 monitors the VCC level and
asserts RESET if supply voltage falls below a preset
minimum VTRIP. The RESET signal prevents the
microprocessor from operating in a power fail or brownout
condition and terminates any SPI communication in
progress. The RESET signal remains active until the voltage
drops below 1V. It also remains active until VCC returns and
exceeds VTRIP for 200ms.
When VCC falls below VTRIP, any communications in
progress are terminated and communications are inhibited
until VCC exceeds VTRIP for tPURST.
Watchdog Timer
The watchdog timer circuit monitors the microprocessor activity
by monitoring the WDI input. The microprocessor must toggle
the CS/WDI pin periodically to prevent a RESET signal. The
CS/WDI pin must be toggled from HIGH to LOW prior to the
expiration of the watchdog time out period. The state of two
nonvolatile control bits in the status register determine the
watchdog timer period. The microprocessor can change these
watchdog bits with no action taken by the microprocessor
these bits remain unchanged, even after total power failure.
VCC Threshold Reset Procedure
The X5083 is shipped with a standard VCC threshold (VTRIP)
voltage. This value will not change over normal operating
and storage conditions. However, in applications where the
standard VTRIP is not exactly right, or if higher precision is
needed in the VTRIP value, the X5083 threshold may be
adjusted. The procedure is described below, and uses the
application of a high voltage control signal.
Setting the VTRIP Voltage
This procedure is used to set the VTRIP to a higher voltage
value. For example, if the current VTRIP is 4.4V and the new
VTRIP is 4.6V, this procedure will directly make the change. If
the new setting is to be lower than the current setting, then it
is necessary to reset the trip point before setting the new
value.
To set the new VTRIP voltage, apply the desired VTRIP
threshold voltage to the VCC pin and tie the WP pin to the
programming voltage VP. Then send a WREN command,
followed by a write of Data 00h to address 01h. CS going
HIGH on the write operation initiates the VTRIP programming
sequence. Bring WP LOW to complete the operation.
Note: This operation also writes 00h to array address 01h.
Resetting the VTRIP Voltage
This procedure is used to set the VTRIP to a “native” voltage
level. For example, if the current VTRIP is 4.4V and the new
VTRIP must be 4.0V, then the VTRIP must be reset. When
VTRIP is reset, the new VTRIP is something less than 1.7V.
This procedure must be used to set the voltage to a lower
value.
To reset the new VTRIP voltage, apply the desired VTRIP
threshold voltage to the Vcc pin and tie the WP pin to the
programming voltage VP. Then send a WREN command,
followed by a write of data 00h to address 03h. CS going
HIGH on the write operation initiates the VTRIP programming
sequence. Bring WP LOW to complete the operation.
Note: This operation also writes 00h to array address 03h.
X5083


Similar Part No. - X5083_06

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X5083P XICOR-X5083P Datasheet
115Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
logo
Intersil Corporation
X5083P INTERSIL-X5083P Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5083P-2.7 INTERSIL-X5083P-2.7 Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5083P-2.7A INTERSIL-X5083P-2.7A Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
logo
Xicor Inc.
X5083P-4.5A XICOR-X5083P-4.5A Datasheet
115Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
More results

Similar Description - X5083_06

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X5083 XICOR-X5083 Datasheet
115Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
logo
Renesas Technology Corp
X5083 RENESAS-X5083 Datasheet
853Kb / 21P
   CPU Supervisor with 8Kbit SPI EEPROM
logo
Intersil Corporation
X5083 INTERSIL-X5083 Datasheet
348Kb / 20P
   CPU Supervisor with 9Kbit SPI EEPROM
X5323S8IZT1 INTERSIL-X5323S8IZT1 Datasheet
347Kb / 20P
   CPU Supervisor with 32kBit SPI EEPROM
X5163S8IZT1 INTERSIL-X5163S8IZT1 Datasheet
434Kb / 1P
   CPU Supervisor with 16Kbit SPI EEPROM
August 13, 2015
X5648 INTERSIL-X5648 Datasheet
300Kb / 18P
   CPU Supervisor with 64Kbit SPI EEPROM
X5168 INTERSIL-X5168 Datasheet
364Kb / 19P
   CPU Supervisor with 16Kbit SPI EEPROM
X5168 INTERSIL-X5168_06 Datasheet
343Kb / 20P
   CPU Supervisor with 16Kbit SPI EEPROM
logo
Renesas Technology Corp
X5163 RENESAS-X5163 Datasheet
871Kb / 22P
   CPU Supervisor with 16Kbit SPI EEPROM
logo
Xicor Inc.
X5645 XICOR-X5645 Datasheet
117Kb / 19P
   CPU Supervisor with 64Kbit SPI EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com