Electronic Components Datasheet Search |
|
74ACQ373 Datasheet(PDF) 2 Page - Fairchild Semiconductor |
|
74ACQ373 Datasheet(HTML) 2 Page - Fairchild Semiconductor |
2 / 13 page ©1989 Fairchild Semiconductor Corporation www.fairchildsemi.com 74ACQ373, 74ACTQ373 Rev. 1.3 2 Logic Symbol IEEE/IEC Functional Description The ACQ/ACTQ373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When OE is HIGH, the standard outputs are in the high impedance mode but this does not inter- fere with entering new data into the latches. Truth Table H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance X = Immaterial O0 = Previous O0 before HIGH-to-LOW transition of Latch Enable Inputs Outputs LE OE Dn On X H X Z H L L L H L H H L L X O0 |
Similar Part No. - 74ACQ373_07 |
|
Similar Description - 74ACQ373_07 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |