Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

COM20020I3VLJP Datasheet(PDF) 11 Page - SMSC Corporation

Part # COM20020I3VLJP
Description  5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Download  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20020I3VLJP Datasheet(HTML) 11 Page - SMSC Corporation

Back Button COM20020I3VLJP Datasheet HTML 7Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 8Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 9Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 10Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 11Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 12Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 13Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 14Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 15Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 69 page
background image
5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
SMSC COM20020I 3.3V Rev.E
Page 11
Revision 09-11-06
DATASHEET
Chapter 4
Protocol Description
4.1
Network Protocol
Communication on the network is based on a token passing protocol.
Establishment of the network configuration and
management of the network protocol are handled entirely by the COM20020I 3V's internal microcoded sequencer. A
processor or intelligent peripheral transmits data by simply loading a data packet and its destination ID into the
COM20020I 3V's internal RAM buffer, and issuing a command to enable the transmitter.
When the COM20020I 3V next
receives the token, it verifies that the receiving node is ready by first transmitting a FREE BUFFER ENQUIRY message.
If the receiving node transmits an ACKnowledge message, the data packet is transmitted followed by a 16-bit CRC.
If
the receiving node cannot accept the packet (typically its receiver is inhibited), it transmits a Negative AcKnowledge
message and the transmitter passes the token.
Once it has been established that the receiving node can accept the
packet and transmission is complete, the receiving node verifies the packet.
If the packet is received successfully, the
receiving node transmits an ACKnowledge message (or nothing if it is not received successfully) allowing the transmitter
to set the appropriate status bits to indicate successful or unsuccessful delivery of the packet.
An interrupt mask permits
the COM20020I 3V to generate an interrupt to the processor when selected status bits become true.
Figure 1 is a flow
chart illustrating the internal operation of the COM20020I 3V connected to a 20 MHz crystal oscillator.
4.2
Data Rates
The COM20020I 3V is capable of supporting data rates from 156.25 Kbps to 5 Mbps. The following protocol description
assumes a 5 Mbps data rate. To attain the faster data rates, the clock frequency may be doubled by the internal clock
multiplier (see next section). For slower data rates, an internal clock divider scales down the clock frequency. Thus all
timeout values are scaled as shown in the following table:
Example:
IDLE LINE Timeout @ 5 Mbps = 41
μs. IDLE LINE Timeout for 156.2 Kbps is 41 μs * 32 = 1.3 ms
INTERNAL
CLOCK
FREQUENCY
CLOCK
PRESCALER
DATA RATE
TIMEOUT SCALING
FACTOR (MULTIPLY BY)
40 MHz
Div. by 8
5 Mbps
1
20 MHz
Div. by 8
Div. by 16
Div. by 32
Div. by 64
Div. by 128
2.5 Mbps
1.25 Mbps
625 Kbps
312.5 Kbps
156.25 Kbps
2
4
8
16
32
4.2.1
Selecting Clock Frequencies Above 2.5 Mbps
To realize a 5 Mbps network, an external 40 MHz clock must be input.
However, since 40 MHz is near the frequency
of FM radio band, it is not practical for use for noise emission reasons. Therefore, higher frequency clocks are
generated from the 20 MHz crystal as selected through two bits in the Setup2 register, CKUP as shown below. The
selected clock is supplied to the ARCNET controller.
CKUP
CLOCK FREQUENCY (DATA RATE)
0
20 MHz (Up to 2.5Mbps) Default (Bypass)
1
40 MHz (Up to 5Mbps)
This clock multiplier is powered-down (bypassed) on default. After changing the CKUP bit, the ARCNET core operation
is stopped and the internal PLL in the clock generator is awakened and it starts to generate the 40 MHz. The lock out
time of the internal PLL is 8uSec typically. After more than 8
μsec (this wait time is defined as 1 msec in this data
sheet), it is necessary to write command data '18H' to the command register to re-start the ARCNET core operation.
This clock generator is called “clock multiplier”.
Changing the CKUP bit must be one time or less after releasing hardware reset.


Similar Part No. - COM20020I3VLJP

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20020I3VLJP SMSC-COM20020I3VLJP Datasheet
480Kb / 65P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
More results

Similar Description - COM20020I3VLJP

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
COM20020ILJP MICROCHIP-COM20020ILJP Datasheet
412Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Revision 12-05-06
logo
SMSC Corporation
COM20020I SMSC-COM20020I Datasheet
415Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20020I SMSC-COM20020I_06 Datasheet
480Kb / 65P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I SMSC-COM20019I_07 Datasheet
391Kb / 65P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I_0610 SMSC-COM20019I_0610 Datasheet
490Kb / 70P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I SMSC-COM20019I Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20019 SMSC-COM20019 Datasheet
454Kb / 81P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I SMSC-COM20019I_06 Datasheet
392Kb / 65P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20022I-3.3V SMSC-COM20022I-3.3V Datasheet
474Kb / 73P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
COM200221 SMSC-COM200221 Datasheet
514Kb / 82P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com