Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SY89827LHI Datasheet(PDF) 4 Page - Micrel Semiconductor

Part # SY89827LHI
Description  3.3V 500MHz DUAL 1:10 HSTL FANOUT BUFFER/TRANSLATOR WITH 2:1 MUX INPUT
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

SY89827LHI Datasheet(HTML) 4 Page - Micrel Semiconductor

  SY89827LHI Datasheet HTML 1Page - Micrel Semiconductor SY89827LHI Datasheet HTML 2Page - Micrel Semiconductor SY89827LHI Datasheet HTML 3Page - Micrel Semiconductor SY89827LHI Datasheet HTML 4Page - Micrel Semiconductor SY89827LHI Datasheet HTML 5Page - Micrel Semiconductor SY89827LHI Datasheet HTML 6Page - Micrel Semiconductor SY89827LHI Datasheet HTML 7Page - Micrel Semiconductor SY89827LHI Datasheet HTML 8Page - Micrel Semiconductor SY89827LHI Datasheet HTML 9Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
4
Precision Edge®
SY89827L
Micrel, Inc.
M9999-011907
hbwhelp@micrel.com or (408) 955-1690
PIN DESCRIPTIONS
Internal
Pin Number
Pin Name
I/O
Type
P/U
Pin Function
5, 6
HSTL_CLKA
Input
HSTL
Differential clock input selected by CLK_SEL1, SEL1 and SEL2.
/HSTL_CLKA
Can be left floating if not selected. Floating input, if selected
produces an indeterminate output. HSTL input signal requires
external termination 50
Ω-to-GND.
2, 3
HSTL_CLKB
Input
HSTL
Differential clock input selected by CLK_SEL1, SEL1 and SEL2.
/HSTL_CLKB
Can be left floating if not selected. Floating input, if selected
produces an indeterminate output. HSTL input signal requires
external termination 50
Ω-to-GND.
8, 9
LVPECL_CLKA
Input
LVPECL
75k
Differential clock input selected by CLK_SEL1, SEL1 and SEL2.
/LVPECL_CLKA
pull-down
Can be left floating. Floating input, if selected produces a LOW
at output. Requires external termination. See Figure 1.
12, 13
LVPECL_CLKB
Input
LVPECL
75k
Differential clock input selected by CLK_SEL2, SEL1 and SEL2.
/LVPECL_CLKB
pull-down
Requires external termination. See Figure 1.
7
CLK_SEL1
Input
LVTTL/
11k
Selects HSTL_CLKA input when LOW and LVPECL_CLKA
CMOS
Pull-up
input when HIGH.
14
CLK_SEL2
Input
LVTTL/
11k
Selects HSTL_CLKB input when LOW and LVPECL_CLKB
CMOS
Pull-up
input when HIGH.
16
SEL1
Input
LVTTL/
11k
Selects input source CLKA when LOW and CLKB
CMOS
Pull-up
when HIGH for outputs Q0 – Q9 and /Q0 – /Q9.
1
SEL2
Input
LVTTL/
11k
Selects input source CLKA when LOW and CLKB
CMOS
Pull-up
when HIGH for outputs Q10 – Q19 and /Q10 – /Q19.
11
OE1
Input
LVTTL/
11k
Enable input synchronized internally to prevent glitching of the
CMOS
Pull-up
Q0 – Q9 and /Q0 – /Q9 outputs.
15
OE2
Input
LVTTL/
11k
Enable input synchronized internally to prevent glitching of the
CMOS
Pull-up
Q10 – Q19 and /Q10 – /Q19 outputs.
4
VCCI
Power
Core VCC connected to 3.3V supply. Bypass with 0.1
µF in
parallel with 0.01
µF low ESR capacitors as close to VCC pins as
possible.
17, 32, 33,
VCCO
Power
Output buffer VCC connected to 1.8V nominal supply. All VCCO
40, 41, 48, 49, 64
pins should be connected together on the PCB. Bypass with
0.1
µF in parallel with 0.01µF low ESR capacitors as close to
VCCO pins as possible.
10
GND
Power
Ground.
63, 61, 59, 57, 55
Q0 – Q9
Output
HSTL
Differential clock outputs from CLKA when SEL1 = LOW and
53, 51, 47, 45, 43
from CLKB when SEL1 = HIGH. HSTL outputs (Q and /Q) must
be terminated with 50
Ω-to-GND. Q outputs are static when
OE1 = LOW. Unused output pairs may be left floating.
62, 60, 58, 56, 54
/Q0 – /Q9
Output
HSTL
Differential clock outputs (complement) from CLKA when SEL1 =
52, 50, 46, 44, 42
LOW and from CLKB when SEL1 = HIGH. HSTL outputs (Q and
/Q) must be terminated with 50
Ω-to-GND. /Q outputs are static
HIGH when OE1 = LOW. Unused output pairs may be left
floating.
39, 37, 35, 31, 29
Q10 – Q19
Output
HSTL
Differential outputs from CLKA when SEL2 = LOW and from
27, 25, 23, 21, 19
CLKB when SEL2 = HIGH. HSTL outputs (Q and /Q) must be
terminated with 50
Ω-to-GND. Q outputs are static LOW when
OE2 = LOW. Unused output pairs may be left floating.
38, 36, 34, 30, 28
/Q10 – /Q19
Output
HSTL
Differential outputs (complement) from CLKA when SEL2 = LOW
26, 24, 22, 20, 18
and from CLKB when SEL2 = HIGH. HSTL outputs (Q and /Q)
must be terminated with 50
Ω-to-GND. /Q outputs are static HIGH
when OE2 = LOW. Unused output pairs may be left floating.


Similar Part No. - SY89827LHI

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
SY89827LHI MICREL-SY89827LHI Datasheet
560Kb / 11P
   3.3V 500MHz DUAL 1:10 HSTL FANOUT BUFFER/TRANSLATOR WITH 2:1 MUX INPUT
SY89827LHITR MICREL-SY89827LHITR Datasheet
560Kb / 11P
   3.3V 500MHz DUAL 1:10 HSTL FANOUT BUFFER/TRANSLATOR WITH 2:1 MUX INPUT
More results

Similar Description - SY89827LHI

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
SY89827L MICREL-SY89827L_10 Datasheet
560Kb / 11P
   3.3V 500MHz DUAL 1:10 HSTL FANOUT BUFFER/TRANSLATOR WITH 2:1 MUX INPUT
SY89808L MICREL-SY89808L Datasheet
131Kb / 8P
   3.3V, 500MHz, 1:9 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89823L MICREL-SY89823L Datasheet
121Kb / 8P
   3.3V, 500MHz 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89828L MICREL-SY89828L Datasheet
129Kb / 13P
   3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX
SY89823L MICREL-SY89823L_08 Datasheet
123Kb / 8P
   3.3V, 500MHz 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89828L MICREL-SY89828L_08 Datasheet
163Kb / 13P
   3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX
SY89826L MICREL-SY89826L Datasheet
122Kb / 10P
   3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX
SY89834U MICREL-SY89834U_05 Datasheet
114Kb / 10P
   2.5V/3.3V TWO INPUT, 1GHz LVTTL/CMOSTO-LVPECL 1:4 FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX
logo
ON Semiconductor
NB7L585 ONSEMI-NB7L585 Datasheet
159Kb / 9P
   2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator
December, 2009 ??Rev. 1
NB7L585 ONSEMI-NB7L585_14 Datasheet
94Kb / 9P
   2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer Translator
July, 2014 ??Rev. 2
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com