 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ATAR090-D Datasheet(PDF) 8 Page - ATMEL Corporation |
|
||||||||||||||||||||||||||||||
ATAR090-D Datasheet(HTML) 8 Page - ATMEL Corporation |
|
|
8 / 70 page  8 ATAR090-D 4701C–4BMCU–12/04 Interrupt Processing In order to be able to process the eight interrupt levels, the MARC4 contains an interrupt controller with two 8-bit wide interrupt pending and interrupt active registers. The inter- rupt controller samples all interrupt requests during every non-I/O instruction cycle and latches these in the interrupt pending register. If no higher priority interrupt is present in the interrupt active register, it signals the CPU to interrupt the current program execu- tion. If the interrupt enable bit is set, the processor enters an interrupt acknowledge cycle. During this cycle a short call (SCALL) instruction to the service routine is exe- cuted and the current PC is saved on the return stack. An interrupt service routine is completed with the RTI instruction. This instruction resets the corresponding bits in the interrupt pending/active register and fetches the return address from the return stack to the program counter. When the interrupt enable flag is reset (triggering of interrupt routines are disabled), the execution of new interrupt ser- vice routines is inhibited but not the logging of the interrupt requests in the interrupt pending register. The execution of the interrupt is delayed until the interrupt enable flag is set again. Note that interrupts are only lost if an interrupt request occurs while the cor- responding bit in the pending register is still set (i.e., the interrupt service routine is not yet finished). Interrupt Latency The interrupt latency is the time from the occurrence of the interrupt to the interrupt ser- vice routine being activated. In MARC4 this is extremely short (taking between 3 to 5 machine cycles depending on the state of the core). Figure 8. Interrupt Handling 7 6 5 4 3 2 1 0 INT5 active INT7 active INT2 pending SWI0 INT2 active INT0 pending INT0 active INT2 RTI RTI INT5 INT3 active INT3 RTI RTI RTI INT7 Time Main/ Autosleep Main/ Autosleep |
Similar Part No. - ATAR090-D |
|
Similar Description - ATAR090-D |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
