Electronic Components Datasheet Search |
|
AT80C51RD2-RLTIL Datasheet(PDF) 10 Page - ATMEL Corporation |
|
AT80C51RD2-RLTIL Datasheet(HTML) 10 Page - ATMEL Corporation |
10 / 83 page 11 AT80C51RD2/AT83C51Rx2 4113B–8051–03/05 Figure 3. Mode Switching Waveforms The X2 bit in the CKCON0 register (see Table 5) allows to switch from 12 clock periods per instruction to 6 clock periods and vice versa. At reset, the speed is set according to X2 bit of Hardware Config Byte (HCB). By default, Standard mode is activated. Setting the X2 bit activates the X2 feature (X2 mode). The T0X2, T1X2, T2X2, UARTX2, PCAX2 and WDX2 bits in the CKCON0 register (Table 5) allow to switch from standard peripheral speed (12 clock periods per periph- eral clock cycle) to fast peripheral speed (6 clock periods per peripheral clock cycle). These bits are active only in X2 mode. XTAL1:2 CPU Block X2 Bit X2 Mode STD Mode STD Mode FOSC XTAL1 |
Similar Part No. - AT80C51RD2-RLTIL |
|
Similar Description - AT80C51RD2-RLTIL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |