 |
 |
|
| WM8960_06 |
|
|||||||||||||||||
 WOLFSON
|
| |||||||||||||||||
|
6 page 
WM8960 Preliminary Technical Data w PTD, September 2006, Rev 2.0 6 ELECTRICAL CHARACTERISTICS Test Conditions DCVDD = 1.8V, DBVDD = 3.3V, AVDD = SPKVDD1 = SPKVDD2 = 3.3V, TA = +25 oC, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Analogue Inputs (LINPUT1, RINPUT1, LINPUT2, LINPUT3, RINPUT2, RINPUT3) L/RINPUT1 Single-ended or differential MIC 1.0 0 Vrms dBV L/RINPUT2/3 Differential MIC 0.5 -6 Vrms dBV L/RINPUT2/3 Boost or bypass path 0.5 -6 Vrms dBV Full-scale Input Signal Level – note this changes in proportion to AVDD VINFS L/RINPUT3 Boost + bypass path 0.5 -6 Vrms dBV Mic PGA equivalent input noise 0 to 20kHz, +30dB gain 150 uV RINPUT1 +30dB PGA gain Differential or single- ended MIC configuration 3 k Ω RINPUT1 0dB PGA gain Differential or single- ended MIC configuration 49 k Ω RINPUT1 -17.25dB PGA gain Differential or single- ended MIC configuration 87 k Ω RINPUT2, RINPUT3 (Constant for all gains) Differential MIC configuration 85 k Ω RINPUT2, RINPUT3 Max boost gain L/RINPUT2/3 to boost 7.5 k Ω RINPUT2, RINPUT3 0dB boost gain L/RINPUT2/3 to boost 13 k Ω RINPUT2, RINPUT3 Min boost gain L/RINPUT2/3 to boost 37 k Ω RINPUT3 Max bypass gain L/RINPUT2/3 to bypass 20 k Ω Input resistance (Note that input boost and bypass path resistances will be seen in parallel with PGA input resistance when these paths are enabled) RINPUT3 Min bypass gain L/RINPUT2/3 to bypass 224 k Ω Input capacitance 10 pF MIC Programmable Gain Amplifier (PGA) Programmable Gain Min -17.25 dB Programmable Gain Max 30 dB Programmable Gain Step Size Guaranteed monotonic 0.75 dB Mute Attenuation LMIC2B = 0 and RMIC2B = 0 90 dB Selectable Input Gain Boost Input from PGA 0, 13, 20, 29, MUTE dB Gain Boost Steps Input from L/RINPUT2 or L/RINPUT3 -12, -9, -6, -3 0, 3, 6, MUTE dB |
