 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PDSP16488AC0 Datasheet(PDF) 10 Page - Zarlink Semiconductor Inc |
|
||||||||||||||||||||||||||||||
PDSP16488AC0 Datasheet(HTML) 10 Page - Zarlink Semiconductor Inc |
|
|
10 / 33 page  PDSP16488A 10 4 CLOCK DELAY LINE DELAYS 0 DELAYS Σ WIDTH = S + 4 CLOCK DELAYS 0 DELAYS 0 DELAYS ZERO REG B3 = 1 DELAY = 0, DEFINED BY REG D3:2 = 00 REG D0 = 0 4 CLOCK DELAY LINE DELAYS 0 DELAYS Σ WIDTH = S + 4 CLOCK DELAYS D DELAYS 0 DELAYS REG B3 = 0 D = 4 1S(N21) DEFINED BY REG D3:2 REG D0 = 0 4 CLOCK DELAY LINE DELAYS 0 DELAYS Σ WIDTH = S + D DELAYS 0 DELAYS 4 CLOCK DELAY LINE DELAYS 0/4 DELAYS Σ WIDTH = S + 0 DELAYS 0 DELAYS REG D0 = 0 IF S = 4, OR REG D0 = 1 IF S = 8 Nth PDSP16488A IN THE ROW 4 CLOCK DELAY LINE DELAYS 0/4 DELAYS Σ WIDTH = S + D DELAYS 0 DELAYS Nth PDSP16488A IN THE ROW 4 CLOCK DELAY LINE DELAYS 0/4 DELAYS Σ WIDTH = S + D DELAYS 0 DELAYS REG B3 = 1 D = 4 1S(N21) DEFINED BY REG D3:2 Nth PDSP16488A IN THE ROW INPUT OUTPUT PDSP16488A PDSP16488A PDSP16488A REG B3 = 1 DELAY = 0, DEFINED BY REG D3:2 = 00 REG D0 = 0 IF S = 4, OR REG D0 = 1 IF S = 8 REG B3 = 1 D = 4 1S(N21) DEFINED BY REG D3:2 REG D0 = 0 IF S = 4, OR REG D0 = 1 IF S = 8 REG B3 = 0 D = 4 1S(N21) DEFINED BY REG D3:2 REG D0 = 0 Fig. 7 Multi-device delay paths Delay Compensation for Large Windows A large window is composed of several partial windows each of which is implemented in an individual device. If necessary the partial window must be padded with zero coefficients to become one of the standard sizes. When constructing a large window it is necessary to delay the expansion data inputs in order to compensate for growth in the horizontal direction. Delays in the partial sums are also necessary to compensate for the total pipeline delay needed to produce the previous complete horizontal stripe. Within each device in a horizontal stripe, apart from the first, the expansion input must be delayed by the width of the partial window, before it is added to the internal sum. Since partial windows can only be 4 or 8 pixels wide, a delay of 4 or 8 pixel clocks is needed. There is, however, an in-built delay of 4 pixels in the inter device connection, and the PDSP16488A thus only needs an option to delay the expansion input by an additional four pixels. |
Similar Part No. - PDSP16488AC0 |
|
Similar Description - PDSP16488AC0 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
