 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MB91F267NA Datasheet(PDF) 2 Page - Fujitsu Component Limited. |
|
||||||||||||||||||||||||||||||
MB91F267NA Datasheet(HTML) 2 Page - Fujitsu Component Limited. |
|
|
2 / 55 page  MB91265A Series 2 (Continued) • Internal peripheral functions • Capacity of internal ROM and ROM type MASK ROM : 64 Kbytes (MB91266A) Flash ROM : 128 Kbytes (MB91F267A/MB91F267NA) : 24 Kbytes (evaluation model*) * : Evaluation model is MB91V265A. • Capacity of internal RAM : 2 Kbytes (MASK product)/4 Kbytes (Flash memory product) • A/D converter (sequential comparison type) Resolution : 8/10 bits : 4 channels × 1 unit, 7 channels × 1 unit Conversion time : 1.2 µs (Minimum conversion time system clock at 33 MHz) 1.35 µs (Minimum conversion time system clock at 20 MHz) • External interrupt input : 8 channels • Bit search module (for REALOS) Function for searching the MSB (upper bit) in each word for the first 1-to-0 inverted bit position • C-CAN 32MSB : 1 channel (loaded in MB91F267NA only) • UART (Full-duplex double buffer) : 2 channels Selectable parity On/Off Asynchronous (start-stop synchronized) or clock-synchronous communications selectable Internal timer for dedicated baud rate (U-TIMER) on each channel External clock can be used as transfer clock Error detection function for parity, frame, and overrun errors • 8/16-bit PPG timer : 8 channels (at 8-bit) / 4 channels (at 16-bit) • Timing generator • 16-bit reload timer : 3 channels (with cascade mode, without output of reload timer 0) • 16-bit free-run timer : 3 channels • 16-bit PWC timer : 1 channel • Input capture : 4 channels (interface with free-run timer) • Output compare : 6 channels (interface with free-run timer) • Waveform generator Various waveforms which are generated by using output compare, 16-bit PPG timer 0, and 16-bit dead timer • SUM of products macro RAM : instruction RAM (I-RAM) 256 × 16-bit coefficient RAM (X-RAM) 64 × 16-bit variable RAM (Y-RAM) 64 × 16-bit Execution of 1 cycle MAC (16-bit × 16-bit + 40 bits) Operation results are extracted rounded from 40 to 16 bits • DMAC (DMA Controller) : 5 channels Operation of transfer and activation by internal peripheral interrupts and software • Watchdog timer • Low-power consumption mode Sleep/stop function • Package : LQFP-64P • Technology : CMOS 0.35 µm • Power supply : 1-power supply (Vcc = 4.0 V to 5.5 V) |
Similar Part No. - MB91F267NA |
|
Similar Description - MB91F267NA |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
