M24512-W, M24512-R, M24256-BW, M24256-BR

Signal description

9/31

2.5

2.5.1

package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction

2.5.2

Internal device reset

In order to prevent inadvertent Write operations during Power-up, a Power On Reset (POR)

mode.

2.5.3

Power-down

operating voltage to below the Power On Reset threshold voltage, the device stops

responding to any instruction sent to it.

During Power-down, the device must be deselected and in the Standby Power mode (that is

there should be no internal Write cycle in progress).

Figure 4.

AI01665b

VCC

C

SDA

MASTER

SCL

C

100

0

4

8

12

16

20

C (pF)

10

1000

fc = 400kHz

fc = 100kHz