Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ZL50020QCG1 Datasheet(PDF) 5 Page - Zarlink Semiconductor Inc

Part # ZL50020QCG1
Description  Enhanced 2 K Digital Switch
Download  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

ZL50020QCG1 Datasheet(HTML) 5 Page - Zarlink Semiconductor Inc

  ZL50020QCG1 Datasheet HTML 1Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 2Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 3Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 4Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 5Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 6Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 7Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 8Page - Zarlink Semiconductor Inc ZL50020QCG1 Datasheet HTML 9Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 83 page
background image
ZL50020
Data Sheet
List of Figures
5
Zarlink Semiconductor Inc.
Figure 1 - ZL50020 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 2 - ZL50020 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package) . . . . . . . . . . . . . . . . . . . 8
Figure 3 - ZL50020 256-Lead 28 mm x 28 mm LQFP (top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 4 - Input Timing when CKIN1 - 0 bits = “10” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 5 - Input Timing when CKIN1 - 0 bits = “01” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 6 - Input Timing when CKIN1 - 0 = “00” in the CR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 7 - Output Timing for CKo0 and FPo0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 8 - Output Timing for CKo1 and FPo1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 9 - Output Timing for CKo2 and FPo2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0=”11” . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 11 - Input Bit Delay Timing Diagram (ST-BUS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 12 - Input Bit Sampling Point Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 13 - Input Bit Delay and Factional Sampling Point . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14 - Output Bit Advancement Timing Diagram (ST-BUS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 15 - Output Fractional Bit Advancement Timing Diagram (ST-BUS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 16 - Channel Switching External High Impedance Control Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17 - Data Throughput Delay for Variable Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 18 - Data Throughput Delay for Constant Delay. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 19 - Timing Parameter Measurement Voltage Levels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Figure 20 - Motorola Non-Multiplexed Bus Timing - Read Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 21 - Motorola Non-Multiplexed Bus Timing - Write Access. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 22 - Intel Non-Multiplexed Bus Timing - Read Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 23 - Intel Non-Multiplexed Bus Timing - Write Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 24 - JTAG Test Port Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 25 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 26 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 27 - ST-BUS Input Timing Diagram when Operated at 2, 4, 8 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Figure 28 - ST-BUS Input Timing Diagram when Operated at 16 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 29 - GCI-Bus Input Timing Diagram when Operated at 2, 4, 8 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 30 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Figure 31 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 32 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 33 - Serial Output and External Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 34 - Output Drive Enable (ODE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 35 - Input and Output Frame Boundary Offset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 36 - FPo0 and CKo0 Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 37 - FPo1 and CKo1 Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Figure 38 - FPo2 and CKo2 Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 39 - FPo3 and CKo3 Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Figure 40 - Output Timing (ST-BUS Format) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80


Similar Part No. - ZL50020QCG1

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50021 ZARLINK-ZL50021 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021 ZARLINK-ZL50021 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAC ZARLINK-ZL50021GAC Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAC ZARLINK-ZL50021GAC Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAG2 ZARLINK-ZL50021GAG2 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
More results

Similar Description - ZL50020QCG1

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50023 ZARLINK-ZL50023 Datasheet
1Mb / 80P
   Enhanced 4 K Digital Switch
ZL50016 ZARLINK-ZL50016 Datasheet
678Kb / 81P
   Enhanced 1 K Digital Switch
ZL50016 ZARLINK-ZL50016_06 Datasheet
673Kb / 81P
   Enhanced 1 K Digital Switch
ZL50023 ZARLINK-ZL50023_06 Datasheet
612Kb / 83P
   Enhanced 4 K Digital Switch
ZL50019 ZARLINK-ZL50019 Datasheet
866Kb / 115P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50018 ZARLINK-ZL50018_06 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018 ZARLINK-ZL50018 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50019 ZARLINK-ZL50019_06 Datasheet
920Kb / 121P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50021_0611 ZARLINK-ZL50021_0611 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50015 ZARLINK-ZL50015_06 Datasheet
916Kb / 122P
   Enhanced 1 K Digital Switch with Stratum 4E DPLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com