 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS5132DDVRG4 Datasheet(PDF) 9 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
TAS5132DDVRG4 Datasheet(HTML) 9 Page - Texas Instruments |
|
|
9 / 24 page  www.ti.com AUDIO SPECIFICATIONS (Single-Ended Output) AUDIO SPECIFICATIONS (PBTL) TAS5132 SLES190 – DECEMBER 2006 PVDD_X = 18 V, GVDD = VDD = 12 V, SE mode, R L = 3 Ω, ROC = 22 KΩ, CBST = 33-nF, audio frequency = 1 kHz, AES17 filter, F PWM = 384 kHz, case temperature = 75°C (unless otherwise noted). Audio performance is recorded as a chipset, using TAS5086 PWM processor with an effective modulation index limit of 96.1%. All performance is in accordance with recommended operating conditions, unless otherwise specified. PARAMETER TEST CONDITIONS TYP UNIT RL = 3 Ω, 10% THD, clipped input signal 12.5 RL = 4 Ω, 10% THD, clipped input signal 10.0 PO Power output per channel, DDV package W RL = 3 Ω, 0 dBFS, unclipped input signal 9.5 RL = 4 Ω, 0 dBFS, unclipped input signal 7.5 0 dBFS, 4 Ω .09 THD+N Total harmonic distortion + noise % 1 W, 4 Ω .05 Vn Output integrated noise A-weighted 18 µV SNR Signal-to-noise ratio(1) A-weighted 100 dB A-weighted, input level = –60 dBFS using DNR Dynamic range 100 dB TAS5086 modulator Pidle Power dissipation due to idle losses (IPVDD_X) PO = 0 W, 4 channels switching(2) .6 W (1) SNR is calculated relative to 0-dBFS input level. (2) Actual system idle losses are affected by core losses of output inductors. PVDD_X = 18 V, GVDD = VDD = 12 V, PBTL mode, R L = 3 Ω, ROC = 22 KΩ, CBST = 33-nF, audio frequency = 1 kHz, AES17 filter, F PWM = 384 kHz, case temperature = 75°C (unless otherwise noted). Audio performance is recorded as a chipset, using TAS5086 PWM processor with an effective modulation index limit of 96.1%. All performance is in accordance with recommended operating conditions, unless otherwise specified. PARAMETER TEST CONDITIONS TYP UNIT RL = 3 Ω, 10% THD, clipped input signal 50 RL = 4 Ω, 10% THD, clipped input signal 40 PO Power output per channel, DDV package W RL = 3 Ω, 0 dBFS, unclipped input signal 37 RL = 4 Ω, 0 dBFS, unclipped input signal 30 0 dBFS, 3 Ω .14 THD+N Total harmonic distortion + noise % 1 W, 3 Ω .02 Vn Output integrated noise A-weighted 30 µV SNR Signal-to-noise ratio(1) A-weighted 105 dB A-weighted, input level = –60 dBFS using TAS5086 105 DNR Dynamic range dB modulator Pidle Power dissipation due to idle losses (IPVDD_X) PO = 0 W, 1 channel switching(2) .6 W (1) SNR is calculated relative to 0-dBFS input level. (2) Actual system idle losses are affected by core losses of output inductors. 9 Submit Documentation Feedback |
Similar Part No. - TAS5132DDVRG4 |
|
Similar Description - TAS5132DDVRG4 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
