Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MC9328MX21VK Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

Part # MC9328MX21VK
Description  i.MX family of microprocessors
Download  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9328MX21VK Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Back Button MC9328MX21VK Datasheet HTML 4Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 5Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 6Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 7Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 8Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 9Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 10Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 11Page - Freescale Semiconductor, Inc MC9328MX21VK Datasheet HTML 12Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 98 page
background image
MC9328MX21 Technical Data, Rev. 3.1
8
Freescale Semiconductor
Signal Descriptions
PS
Control signal output for source driver (Sharp panel dedicated signal). This signal is multiplexed with the
SLCDC1_CS.
CLS
Start signal output for gate driver. This signal is invert version of PS (Sharp panel dedicated signal). This
signal is multiplexed with the SLCDC1_RS.
REV
Signal for common electrode driving signal preparation (Sharp panel dedicated signal). This signal is
multiplexed with SLCDC1_D0.
Smart LCD Controller
SLCDC1_CLK
SLCDC Clock output signal. This signal is multiplexed and available at 2 alternate locations. These are
SPL_SPR and SD2_CLK signals of LCDC and SD2, respectively.
SLCDC1_CS
SLCDC Chip Select output signal. This signal is multiplexed and available at 2 alternate signal locations.
These are PS and SD2_CMD signals of LCDC and SD2, respectively.
SLCDC1_RS
SLCDC Register Select output signal. This signal is multiplexed and available at 2 alternate signal
locations. These are CLS and SD2_D3 signals of LCDC and SD2, respectively.
SLCDC1_D0
SLCDC serial data output signal. This signal is multiplexed and available at 2 alternate signal locations.
These are and REV and SD2_D2 signals of LCDC and SD2, respectively. This signal is inactive when a
parallel data interface is used.
SLCDC1_DAT[15:0]
SLCDC Data output signals for connection to a parallel SLCD panel interface. These signals are
multiplexed with LD[15:0] while an alternate 8-bit SLCD muxing is available on LD[15:8]. Further
alternate muxing of these signals are available on some of the USB OTG and USBH1 signals.
SLCDC2_CLK
SLCDC Clock input signal for pass through to SLCD device. This signal is multiplexed with SSI3_CLK
signal from SSI3.
SLCDC2_CS
SLCDC Chip Select input signal for pass through to SLCD device. This signal is multiplexed with
SSI3_TXD signal from SSI3.
SLCDC2_RS
SLCDC Register Select input signal for pass through to SLCD device. This signal is multiplexed with
SSI3_RXD signal from SSI3.
SLCDC2_D0
SLCD Data input signal for pass through to SLCD device. This signal is multiplexed with SSI3_FS signal
from SSI3.
Bus Master Interface (BMI)
BMI_D[15:0]
BMI bidirectional data bus. Bus width is programmable between 8-bit or 16-bit.These signals are
multiplexed with LD[15:0] and SLCDC_DAT[15:0].
BMI_CLK_CS
BMI bidirectional clock or chip select signal.This signal is multiplexed with LSCLK of LCDC.
BMI_WRITE
BMI bidirectional signal to indicate read or write access. This is an input signal when the BMI is a slave
and an output signal when BMI is the master of the interface. BMI_WRITE is asserted for write and
negated for read.This signal is muxed with LD[17] of LCDC.
BMI_READ
BMI output signal to enable data read from external slave device. This signal is not used and driven high
when BMI is slave.This signal is multiplexed with CONTRAST signal of LCDC.
BMI_READ_REQ
BMI Read request output signal to external bus master. This signal is active when the data in the TXFIFO
is larger or equal to the data transfer size of a single external BMI access.This signal is muxed with
LD[16] of LCDC.
BMI_RXF_FULL
BMI Receive FIFO full active high output signal to reflect if the RxFIFO reaches water mark value.This
signal is muxed with VSYNC of the LCDC.
BMI_WAIT
BMI Wait—Active low signal to wait for data ready (read cycle) or accepted (write_cycle). Also
multiplexed with VSYNC.
Table 2. i.MX21 Signal Descriptions (Continued)
Signal Name
Function/Notes


Similar Part No. - MC9328MX21VK

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
MC9328MX21VK MOTOROLA-MC9328MX21VK Datasheet
1Mb / 106P
   i.MX family of microprocessors
logo
Freescale Semiconductor...
MC9328MX21VK FREESCALE-MC9328MX21VK Datasheet
2Mb / 100P
   i.MX family of microprocessors
MC9328MX21VK FREESCALE-MC9328MX21VK Datasheet
1Mb / 100P
   266 MHz i.MX family of microprocessors
logo
NXP Semiconductors
MC9328MX21VK NXP-MC9328MX21VK Datasheet
1Mb / 100P
   MC9328MX21 266 MHz
Rev. 3.4, 07/2010
More results

Similar Description - MC9328MX21VK

ManufacturerPart #DatasheetDescription
logo
Freescale Semiconductor...
MC9328MX21 FREESCALE-MC9328MX21_09 Datasheet
2Mb / 100P
   i.MX family of microprocessors
logo
Motorola, Inc
MC9328MX21 MOTOROLA-MC9328MX21 Datasheet
1Mb / 106P
   i.MX family of microprocessors
logo
Freescale Semiconductor...
MC9328MX21S FREESCALE-MC9328MX21S_08 Datasheet
1Mb / 88P
   i.MX family of microprocessors 266 MHz
MC9328MX21 FREESCALE-MC9328MX21_10 Datasheet
1Mb / 100P
   266 MHz i.MX family of microprocessors
logo
NXP Semiconductors
MC9328MX21S NXP-MC9328MX21S Datasheet
1Mb / 88P
   MX family of microprocessors
Rev. 1.3, 06/2008
logo
Freescale Semiconductor...
MC9328MX21S FREESCALE-MC9328MX21S Datasheet
1Mb / 88P
   MX family of microprocessors
logo
NXP Semiconductors
IMX7DCEC NXP-IMX7DCEC_V01 Datasheet
2Mb / 161P
   i.MX 7Dual Family of Applications Processors Datasheet
Rev. 7, 09/2023
logo
STMicroelectronics
STA1074 STMICROELECTRONICS-STA1074 Datasheet
322Kb / 16P
   Telemaco2 family of telematics and connectivity microprocessors
September 2015 Rev 1
logo
NXP Semiconductors
IMX7SCEC NXP-IMX7SCEC_V01 Datasheet
3Mb / 155P
   i.MX 7Solo Family of Applications Processors Datasheet
Rev. 7, 09/2023
IMX7DCEC NXP-IMX7DCEC Datasheet
1Mb / 158P
   i.MX 7Dual Family
Rev. 5, 07/2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com