Electronic Components Datasheet Search |
|
A8286SETTR-TB Datasheet(PDF) 8 Page - Allegro MicroSystems |
|
A8286SETTR-TB Datasheet(HTML) 8 Page - Allegro MicroSystems |
8 / 19 page Dual LNB Supply and Control Voltage Regulator A8286 8 Allegro MicroSystems, Inc. 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 www.allegromicro.com ODT (Overcurrent Disable Time) If the LNB output current exceeds 900 mA typical, for more than 48 ms, then the LNB output will be disabled and the OCP bit will be set. Short Circuit Handling If the LNB output is shorted to ground, the LNB output current will be clamped to 900 mA, typical. If the short circuit condition lasts for more than 48 ms, the A8286 will be disabled and the OCP bit will be set. Auto-Restart After a short circuit condition occurs, the host controller should periodically re-enable the A8286 to check if the short circuit has been removed. Consecutive startup attempts should allow at least 5 s of delay between restarts. In-rush Current At start-up or during an LNB reconfiguration event, a tran- sient surge current above the normal DC operating level can be provided by the A8286. This current increase can be as high as 900 mA, typical, for as long as required, up to a maximum of 48 ms. DC current The A8286 can handle up to 700 mA per channel individually, or 950 mA to both channels simultaneously, during continuous operation. Tone Detection A 22 kHz tone detector is provided in each channel of the A8286 solution. The detector extracts the tone signal and provides it as an open-drain signal on the TDO pins. The maximum tone out error is ±1 tone cycle, and the maximum tone out delay with respect to the input is 1 tone cycle. Detection thresholds are given in table 1. Table 1. Detection Thresholds for Tone Generation Options Transmit Receive Option (Fig. 1) 1 2 3 4 n.a. n.a. TMODE 1 1 0 0 0 1 TGATE Control 0/1 1 Control 0/1 1 At least one must be 0 to prevent tone transmission EXTM 1 Control 0/1 22 kHz logic signal, continuous Control gated 22 kHz logic signal Guaranteed Detection Threshold (mVPP) 400 400 300 300 300 400 Rejection Threshold (mVPP) 100 100 100 100 100 100 IOUT(LNBX), per channel 0 +A ≤tDIS ≤tDIS ≤tDIS 2000 ms Start-up Continuous Operation LNB Reconfiguration Short Circuit Continuous Operation 900 mA, typ. per channel 700 mA for one channel, and 1.1 A total current 650 mA for one channel, and 950 mA total current t Safe Operating Area ODT (Overcurrent Disable Timing) Mode Timing Diagram Figure 1. ODT (Overcurrent Disable Timing) Mode Timing Diagram |
Similar Part No. - A8286SETTR-TB |
|
Similar Description - A8286SETTR-TB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |