Electronic Components Datasheet Search |
|
MT9160BS Datasheet(PDF) 6 Page - Zarlink Semiconductor Inc |
|
MT9160BS Datasheet(HTML) 6 Page - Zarlink Semiconductor Inc |
6 / 30 page MT9160B/61B Advance Information 84 Motorola/National operation. Refer to the relative timing diagrams of Figures 5 and 6. Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK. Flexible Digital Interface A serial link is required to transport data between the MT9160B/61B and an external digital transmission device. The MT9160B/61B utilizes the ST-BUS architecture defined by Zarlink Semiconductor but Figure 4 - Serial Port Relative Timing for Intel Mode 0 Figure 5 - Serial Port Relative Timing for Motorola Mode 00/National Microwire D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 XX A2 A1 A0 R/W D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 ➀ Delays due to internal processor timing which are transparent. y The MT9160:-latches received data on the rising edge of SCLK. ➂ The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The ➃ A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again. ➄ The COMMAND/ADDRESS byte contains: ➀ ➂ ➃ ➄ ➀ y ➂ ➃ COMMAND/ADDRESS DATA INPUT/OUTPUT COMMAND/ADDRESS: DATA 1 RECEIVE DATA 1 TRANSMIT SCLK CS D7 D0 -outputs transmit data on the falling edge of SCLK. subsequent byte is always data until terminated via CS returning high. 1 bit - Read/Write 3 bits - Addressing Data 4 bits - Unused XX D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 ➀ ➂ ➃ ➀ y ➂ ➃ COMMAND/ADDRESS DATA INPUT/OUTPUT COMMAND/ADDRESS: DATA 2 RECEIVE DATA 1 TRANSMIT SCLK CS R/W XA1 A0 X D7 D0 ➀ Delays due to internal processor timing which are transparent. ➂ The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The ➃ A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again. ➄ The COMMAND/ADDRESS byte contains: subsequent byte is always data until terminated via CS returning high. 1 bit - Read/Write 3 bits - Addressing Data 4 bits - Unused ➄ y The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK. XX A2 |
Similar Part No. - MT9160BS |
|
Similar Description - MT9160BS |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |