Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC2411IMS Datasheet(PDF) 11 Page - Linear Technology

Part # LTC2411IMS
Description  24-Bit No Latency ADC with Differential Input and Reference in MSOP
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2411IMS Datasheet(HTML) 11 Page - Linear Technology

Back Button LTC2411IMS Datasheet HTML 7Page - Linear Technology LTC2411IMS Datasheet HTML 8Page - Linear Technology LTC2411IMS Datasheet HTML 9Page - Linear Technology LTC2411IMS Datasheet HTML 10Page - Linear Technology LTC2411IMS Datasheet HTML 11Page - Linear Technology LTC2411IMS Datasheet HTML 12Page - Linear Technology LTC2411IMS Datasheet HTML 13Page - Linear Technology LTC2411IMS Datasheet HTML 14Page - Linear Technology LTC2411IMS Datasheet HTML 15Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 40 page
background image
LTC2411/LTC2411-1
11
CONVERTER OPERATION
Converter Operation Cycle
The LTC2411/LTC2411-1 are low power, delta-sigma ana-
log-to-digital converters with an easy-to-use 3-wire serial
interface (see Figure 1). Their operation is made up of three
states. The converter operating cycle begins with the con-
version, followed by the low power sleep state and ends with
the data output (see Figure 2). The 3-wire interface consists
of serial data output (SDO), serial clock (SCK) and chip
select (CS).
Initially, the LTC2411/LTC2411-1 perform a conversion.
Once the conversion is complete, the devices enter the
sleep state. While in this sleep state, power consumption
is reduced by an order of magnitude. The parts remain in
the sleep state as long as CS is HIGH. The conversion
result is held indefinitely in a static shift register while the
converter is in the sleep state.
Once CS is pulled LOW, the devices begin outputting the
conversion result. There is no latency in the conversion
result. The data output corresponds to the conversion just
performed. This result is shifted out on the serial data out
pin (SDO) under the control of the serial clock (SCK). Data
is updated on the falling edge of SCK allowing the user to
reliably latch data on the rising edge of SCK (see Figure 3).
The data output state is concluded once 32 bits are read
out of the ADC or when CS is brought HIGH. The devices
automatically initiate a new conversion and the cycle
repeats.
Through timing control of the CS and SCK pins, the
LTC2411/LTC2411-1 offer several flexible modes of op-
eration (internal or external SCK and free-running conver-
sion modes). These various modes do not require
programming configuration registers; moreover, they do
not disturb the cyclic operation described above. These
modes of operation are described in detail in the Serial
Interface Timing Modes section.
Conversion Clock
A major advantage the delta-sigma converter offers over
conventional type converters is an on-chip digital filter
(commonly implemented as a Sinc or Comb filter). For
high resolution, low frequency applications, this filter is
typically designed to reject line frequencies of 50 or 60Hz
plus their harmonics. The filter rejection performance is
directly related to the accuracy of the converter system
clock. The LTC2411/LTC2411-1 incorporate a highly ac-
curate on-chip oscillator. This eliminates the need for
external frequency setting components such as crystals or
oscillators. Clocked by the on-chip oscillator, the LTC2411
achieves a minimum of 110dB rejection at the line fre-
quency (50Hz or 60Hz
±2%) and the LTC2411-1 achieves
a minimum of 87dB rejection over 49Hz to 61.2Hz.
Ease of Use
The LTC2411/LTC2411-1 data output has no latency,
filter settling delay or redundant data associated with the
conversion cycle. There is a one-to-one correspondence
between the conversion and the output data. Therefore,
multiplexing multiple analog voltages is easy.
The LTC2411/LTC2411-1 perform offset and full-scale
calibrations in every conversion cycle. This calibration is
transparent to the user and has no effect on the cyclic
operation described above. The advantage of continuous
calibration is extreme stability of offset and full-scale read-
ings with respect to time, supply voltage change and tem-
perature drift.
Power-Up Sequence
The LTC2411/LTC2411-1 automatically enter an internal
reset state when the power supply voltage VCC drops
below approximately 1.9V. This feature guarantees the
Figure 2. LTC2411/LTC2411-1 State Transition Diagram
CONVERT
SLEEP
DATA OUTPUT
2411 F02
TRUE
FALSE
CS = LOW
AND
SCK
APPLICATIO S I FOR ATIO


Similar Part No. - LTC2411IMS

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2411-1 LINER-LTC2411-1_15 Datasheet
1Mb / 40P
   24-Bit No Latency ADC with Differential Input and Reference in MSOP
LTC2411 LINER-LTC2411_15 Datasheet
1Mb / 40P
   24-Bit No Latency ADC with Differential Input and Reference in MSOP
More results

Similar Description - LTC2411IMS

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2411 LINER-LTC2411_15 Datasheet
1Mb / 40P
   24-Bit No Latency ADC with Differential Input and Reference in MSOP
LTC2411-1 LINER-LTC2411-1_15 Datasheet
1Mb / 40P
   24-Bit No Latency ADC with Differential Input and Reference in MSOP
LTC2410 LINER-LTC2410 Datasheet
778Kb / 44P
   24-Bit No Latency ADC with Differential Input and Differential Reference
LTC2410 LINER-LTC2410_15 Datasheet
673Kb / 48P
   24-Bit No Latency ADC with Differential Input and Differential Reference
LTC2410 LINER-LTC2410_09 Datasheet
667Kb / 48P
   24-Bit No Latency DSTM ADC with Differential Input and Differential Reference
LTC2415 LINER-LTC2415_15 Datasheet
601Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415 LINER-LTC2415 Datasheet
591Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415-1 LINER-LTC2415-1_15 Datasheet
601Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2412 LINER-LTC2412_15 Datasheet
422Kb / 36P
   2-Channel Differential Input 24-Bit No Latency ADC
LTC2431 LINER-LTC2431_15 Datasheet
460Kb / 40P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com