Electronic Components Datasheet Search |
|
TPA5050RSARG4 Datasheet(PDF) 11 Page - Texas Instruments |
|
TPA5050RSARG4 Datasheet(HTML) 11 Page - Texas Instruments |
11 / 17 page www.ti.com RJ PACKET LENGTH REGISTERS (0x07) COMPLETE UPDATE REGISTER (0x08) TPA5050 SLOS492A – MAY 2006 – REVISED MAY 2006 If the result of the formula above is greater than the maximum number of delay samples (8191 for TPA5050), then the value is limited to this maximum before passing to the delay block. Table 5. Frame Delay Registers (0x06)(1) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 Settings in this register are masked and audio delay is determined by settings in the right/left audio delay registers. 1 Right/left audio delay registers are masked and delay is determined by settings in this register. 0 Frame rate = 50 Hz 1 Frame rate = 59.94 Hz 0 0 0 Audio sample rate = 32 kHz 0 0 1 Audio sample rate = 44.1 kHz 0 1 0 Audio sample rate = 48 kHz 0 1 1 Audio sample rate = 88.2 kHz 1 0 0 Audio sample rate = 96 kHz 1 0 1 Audio sample rate = 176.4 kHz 1 1 0 Audio sample rate = 192 kHz 1 1 1 Audio sample rate = 192 kHz 0 0 0 Delay frames = 1 0 0 1 Delay frames = 2 1 1 1 Delay frames = 8 (1) Default values are in bold. This register is only used in right justified mode. The decimal value of bits [5:0] represents the width of the useable data in a right justified audio stream. The number of BCLK transitions between LRCLK transitions must be greater than or equal to the packet length selected in this register. The maximum packet length value is 24 bits. Any setting greater whose numerical value is greater than 24 bits is limited to the maximum 24 bits. Table 6. RJ Package Length (0x07)(1) D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 0 0 Packet length = 0 bits 0 0 0 0 0 1 Packet length = 1 bits 0 1 1 X X X Packet length = 24 bits (1) Default values are in bold. Since the audio delay values are divided among several registers, it is likely that multiple writes would be necessary to configure the device. This may cause interruptions in the audio stream and unwanted pops and clicks might occur as register data is passed to delay functional block. To avoid this from happening, the Complete Update register is used to transfer the user settings from the register file to the delay functional block when a 1 is written to the LSB. For example, if the right delay is set to 35 samples, and the left delay is set to 300 samples, the device holds the right channel in MUTE until 35 samples of audio data have passed, and holds the left channel in MUTE until 300 samples of audio data have passed. Note that the individual channels can be muted using the upper bits of the Control Registers without writing to the Complete Update registers. 11 Submit Documentation Feedback |
Similar Part No. - TPA5050RSARG4 |
|
Similar Description - TPA5050RSARG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |