Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description

ADC08B3000 Datasheet (HTML) - National Semiconductor

Part No. ADC08B3000
Description  High Performance, Low Power, 8-Bit, 3 GSPS A/D Converter with 4K Buffer
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor]
Homepage  http://www.national.com
Logo 
 
 5 page
background image
Pin Descriptions and Equivalent Circuits (Continued)
Pin Functions
Pin No.
Symbol
Equivalent Circuit
Description
72
71
70
69
68
67
66
65
D2<0>
D2<1>
D2<2>
D2<3>
D2<4>
D2<5>
D2<6>
D2<7>
Digital Data Output 2. When the REN input is asserted and
2X8 Output Enable is set in the FIFO register, data from
banks Da and Dc are read from the capture buffer and
presented on this port synchronous with each rising edge of
RCLK. When 2X8 Output Enable is not set in the FIFO
register, data output 2 is high-Z.
75
DRDY2
Data Ready 2. DRDY is generated by RCLK and is
synchronized to the output data. The use of this pin assists in
eliminating the latency uncertainty between when RCLK
transitions and when data transitions on the output
89
90
91
92
93
94
95
96
D1<0>
D1<1>
D1<2>
D1<3>
D1<4>
D1<5>
D1<6>
D1<7>
Digital Data Output 1. When the REN input is asserted, data
is read from the capture buffer and presented on this port
synchronous with each rising edge of RCLK. When 2X8
Output Eanble is set in the FIFO resgister, data from banks
Db and Dd only are presented on this port. When REN is
deasserted, this output holds the data from the previous read.
When 2X8 Output Enable is not set in the FIFO register, port
presents data from Da, Db, Dc, Dd banks.
86
DRDY1
Data Ready 1. DRDY is generated by RCLK and is
synchronized to the output data. The use of this pin assists in
eliminating the latency uncertainty between when RCLK
transitions and when data transitions on the output
79
WENSYNC
Synchronized WEN. The control input WEN is synchronized
on-chip with the internal Sampling Clock and is provided at
this output.
80
OR
Out Of Range output. A logic high on this pin indicates that
the differential input is out of range (outside the range ±300
mV or ±400 mV as defined by the FSR pin). This signal is
asserted if the input signal has over ranged at any time
during the data capture operation. This pin is cleared after the
Capture Buffer is read or after asserting the RESET pin.
81
RESET
A logic high at this input resets all Capture Buffer control logic
in the chip.
82
RCLK
Read Clock. Free running clock that is used to read data from
the Capture Buffer. The parallel data on the data output port
and the EF flag are asserted synchronous to this clock.
www.national.com
5



Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
LMX2531LQ1500EHigh Performance Frequency Synthesizer System with Integrated VCO 1 2 3 4 5 MoreNational Semiconductor
MP8830Triple 10-bit High Speed Analog-to-Digital Converter with Digitally Controlled References 1 2 3 4 5 MoreExar Corporation
ADR360Low Power Low Noise Voltage References with Sink/Source Capability 1 2 3 4 5 MoreAnalog Devices
MC100EP16VB3.3V / 5V ECL Differential Receiver/Driver with High and Low Gain 1 2 3 4 5 MoreON Semiconductor
MC100E3105V ECL Low Voltage 2:8 Differential Fanout Buffer 1 2 3 4 5 MoreON Semiconductor
TPS732XXCap-Free NMOS 250mA Low Dropout Regulator with Reverse Current Protection 1 2 3 4 5 MoreTexas Instruments
NB2780ALow Power Reduced EMI Clock Synthesizer 1 2 3 4 5 MoreON Semiconductor
PTH08T241W10-A 4.5-V to 14-V INPUT NON-ISOLATED WIDE-OUTPUT ADJUSTABLE POWER MODULE WITH TURBOTRANS 1 2 3 4 5 MoreTexas Instruments
ADM1192Digital Power Monitor with Clear Pin and ALERT Output 1 2 3 4 5 MoreAnalog Devices
ADCMP608Rail-to-Rail Fast Low Power 2.5 V to 5.5 V Single-Supply TTL/CMOS Comparators 1 2 3 4 5 MoreAnalog Devices

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2014    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl