Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


FDC37M70X Datasheet(PDF) 91 Page - List of Unclassifed Manufacturers

Part No. FDC37M70X
Description  Enhanced Super I/O Controller with Wake-Up
Download  194 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC [List of Unclassifed Manufacturers]
Homepage  
Logo 

 91 page
background image
91
Table 36 - ECP Pin Descriptions
NAME
TYPE
DESCRIPTION
nStrobe
O
During write operations nStrobe registers data or address into the slave
on the asserting edge (handshakes with Busy).
PData 7:0
I/O
Contains address or data or RLE data.
nAck
I
Indicates valid data driven by the peripheral when asserted. This signal
handshakes with nAutoFd in reverse.
PeriphAck (Busy)
I
This signal deasserts to indicate that the peripheral can accept data.
This signal handshakes with nStrobe in the forward direction. In the
reverse direction this signal indicates whether the data lines contain
ECP command information or data. The peripheral uses this signal to
flow control in the forward direction. It is an "interlocked" handshake
with nStrobe. PeriphAck also provides command information in the
reverse direction.
PError
(nAckReverse)
I
Used to acknowledge a change in the direction the transfer (asserted =
forward).
The peripheral drives this signal low to acknowledge
nReverseRequest.
It
is
an
"interlocked"
handshake
with
nReverseRequest. The host relies upon nAckReverse to determine
when it is permitted to drive the data bus.
Select
I
Indicates printer on line.
nAutoFd
(HostAck)
O
Requests a byte of data from the peripheral when asserted,
handshaking with nAck in the reverse direction. In the forward direction
this signal indicates whether the data lines contain ECP address or
data. The host drives this signal to flow control in the reverse direction.
It is an "interlocked" handshake with nAck. HostAck also provides
command information in the forward phase.
nFault
(nPeriphRequest)
I
Generates an error interrupt when asserted. This signal provides a
mechanism for peer-to-peer communication. This signal is valid only in
the forward direction.
During ECP Mode the peripheral is permitted
(but not required) to drive this pin low to request a reverse transfer. The
request is merely a "hint" to the host; the host has ultimate control over
the transfer direction. This signal would be typically used to generate
an interrupt to the host CPU.
nInit
O
Sets the transfer direction (asserted = reverse, deasserted = forward).
This pin is driven low to place the channel in the reverse direction. The
peripheral is only allowed to drive the bi-directional data bus while in
ECP Mode and HostAck is low and nSelectIn is high.
nSelectIn
O
Always deasserted in ECP mode.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
FDC37B80XPC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up 1 2 3 4 5 MoreSMSC Corporation
FDC37M81PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up 1 2 3 4 5 MoreSMSC Corporation
LPC47M112ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE 1 2 3 4 5 MoreSMSC Corporation
LPC47B37X100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications 1 2 3 4 5 MoreSMSC Corporation
LPC47M112-MCENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE 1 2 3 4 5 MoreSMSC Corporation
37B77XENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES 1 2 3 4 5 MoreSMSC Corporation
FDC37B78XEnhanced Super I/O Controller with ACPI Support Real Time Clock and Consumer IR 1 2 3 4 5 MoreSMSC Corporation
37C67XENHANCED SUPER I/O CONTROLLER WITH FAST IR 1 2 3 4 5 MoreSMSC Corporation
LPC47M10X100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications 1 2 3 4 5 SMSC Corporation
FDC37B727128 Pin Enhanced Super I/O Controller with ACPI Support 1 2 3 4 5 MoreSMSC Corporation

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl