Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


FDC37M70X Datasheet(PDF) 72 Page - List of Unclassifed Manufacturers

Part No. FDC37M70X
Description  Enhanced Super I/O Controller with Wake-Up
Download  194 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC [List of Unclassifed Manufacturers]
Homepage  
Logo 

 72 page
background image
72
Bit 3
Framing Error (FE).
Bit 3 indicates that the
received character did not have a valid stop bit.
Bit 3 is set to a logic "1" whenever the stop bit
following the last data bit or parity bit is detected
as a zero bit (Spacing level). The FE is reset to
a logic "0" whenever the Line Status Register is
read. In the FIFO mode this error is associated
with the particular character in the FIFO it
applies to.
This error is indicated when the
associated character is at the top of the FIFO.
The Serial Port will try to resynchronize after a
framing error. To do this, it assumes that the
framing error was due to the next start bit, so it
samples this 'start' bit twice and then takes in
the 'data'.
Bit 4
Break Interrupt (BI). Bit 4 is set to a logic "1"
whenever the received data input is held in the
Spacing state (logic "0") for longer than a full
word transmission time (that is, the total time of
the start bit + data bits + parity bits + stop bits).
The BI is reset after the CPU reads the contents
of the Line Status Register. In the FIFO mode
this error is associated with the particular
character in the FIFO it applies to. This error is
indicated when the associated character is at
the top of the FIFO. When break occurs only
one zero character is loaded into the FIFO.
Restarting after a break is received, requires the
serial data (RXD) to be logic "1" for at least 1/2
bit time.
Note: Bits 1 through 4 are the error conditions
that produce a Receiver Line Status Interrupt
whenever any of the corresponding conditions
are detected and the interrupt is enabled.
Bit 5
Transmitter Holding Register Empty (THRE).
Bit 5 indicates that the Serial Port is ready to
accept a new character for transmission.
In
addition, this bit causes the Serial Port to issue
an interrupt when the Transmitter Holding
Register interrupt enable is set high. The THRE
bit is set to a logic "1" when a character is
transferred
from
the
Transmitter
Holding
Register into the Transmitter Shift Register. The
bit is reset to logic "0" whenever the CPU loads
the Transmitter Holding Register. In the FIFO
mode this bit is set when the XMIT FIFO is
empty, it is cleared when at least 1 byte is
written to the XMIT FIFO. Bit 5 is a read only
bit.
Bit 6
Transmitter Empty (TEMT).
Bit 6 is set to a
logic "1" whenever the Transmitter Holding
Register (THR) and Transmitter Shift Register
(TSR) are both empty.
It is reset to logic "0"
whenever either the THR or TSR contains a data
character. Bit 6 is a read only bit.
In the FIFO
mode this bit is set whenever the THR and TSR
are both empty,
Bit 7
This bit is permanently set to logic "0" in the 450
mode.
In the FIFO mode, this bit is set to a
logic "1" when there is at least one parity error,
framing error or break indication in the FIFO.
This bit is cleared when the LSR is read if there
are no subsequent errors in the FIFO.
MODEM STATUS REGISTER (MSR)
Address Offset = 6H, DLAB = X, READ/WRITE
This 8 bit register provides the current state of
the control lines from the MODEM (or peripheral
device).
In addition to this current state
information, four bits of the MODEM Status
Register (MSR) provide change information.
These bits are set to logic "1" whenever a
control input from the MODEM changes state.
They are reset to logic "0" whenever the
MODEM Status Register is read.
Bit 0
Delta Clear To Send (DCTS).
Bit 0 indicates
that the nCTS input to the chip has changed
state since the last time the MSR was read.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
FDC37B80XPC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up 1 2 3 4 5 MoreSMSC Corporation
FDC37M81PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up 1 2 3 4 5 MoreSMSC Corporation
LPC47M112ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE 1 2 3 4 5 MoreSMSC Corporation
LPC47B37X100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications 1 2 3 4 5 MoreSMSC Corporation
LPC47M112-MCENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE 1 2 3 4 5 MoreSMSC Corporation
37B77XENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES 1 2 3 4 5 MoreSMSC Corporation
FDC37B78XEnhanced Super I/O Controller with ACPI Support Real Time Clock and Consumer IR 1 2 3 4 5 MoreSMSC Corporation
37C67XENHANCED SUPER I/O CONTROLLER WITH FAST IR 1 2 3 4 5 MoreSMSC Corporation
LPC47M10X100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications 1 2 3 4 5 SMSC Corporation
FDC37B727128 Pin Enhanced Super I/O Controller with ACPI Support 1 2 3 4 5 MoreSMSC Corporation

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl