Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ISPLSI5256VE-125LF256I Datasheet(PDF) 1 Page - Lattice Semiconductor

Part # ISPLSI5256VE-125LF256I
Description  In-System Programmable 3.3V SuperWIDE High Density PLD
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ISPLSI5256VE-125LF256I Datasheet(HTML) 1 Page - Lattice Semiconductor

  ISPLSI5256VE-125LF256I Datasheet HTML 1Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 2Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 3Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 4Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 5Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 6Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 7Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 8Page - Lattice Semiconductor ISPLSI5256VE-125LF256I Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 24 page
background image
ispLSI® 5256VE
In-System Programmable
3.3V SuperWIDE™ High Density PLD
1
Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
January 2002
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
Features
• Second Generation SuperWIDE HIGH DENSITY
IN-SYSTEM PROGRAMMABLE LOGIC DEVICE
— 3.3V Power Supply
— User Selectable 3.3V/2.5V I/O
— 12000 PLD Gates / 256 Macrocells
— Up to 144 I/O Pins
— 256 Registers
— High-Speed Global Interconnect
— SuperWIDE Generic Logic Block (32 Macrocells) for
Optimum Performance
— SuperWIDE Input Gating (68 Inputs) for Fast
Counters, State Machines, Address Decoders, etc.
— PCB Efficient Ball Grid Array (BGA) Package Options
— Interfaces with Standard 5V TTL Devices
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
fmax = 165 MHz Maximum Operating Frequency
tpd = 6.0 ns Propagation Delay
— TTL/3.3V/2.5V Compatible Input Thresholds and
Output Levels
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Programmable Speed/Power Logic Path Optimization
• IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND
3.3V IN-SYSTEM PROGRAMMABLE
• ARCHITECTURE FEATURES
— Enhanced Pin-Locking Architecture with Single-
Level Global Routing Pool and SuperWIDE GLBs
— Wrap Around Product Term Sharing Array Supports
up to 35 Product Terms Per Macrocell
— Macrocells Support Concurrent Combinatorial and
Registered Functions
— Macrocell Registers Feature Multiple Control
Options Including Set, Reset and Clock Enable
— Four Dedicated Clock Input Pins Plus Macrocell
Product Term Clocks
— Programmable I/O Supports Programmable Bus
Hold, Pull-up, Open Drain and Slew Rate Options
— Four Global Product Term Output Enables, Two
Global OE Pins and One Product Term OE per
Macrocell
Global Routing Pool
(GRP)
Boundary
Scan
Interface
Input Bus
Generic
Logic Block
Input Bus
Input Bus
Input Bus
Generic
Logic Block
Generic
Logic Block
Generic
Logic Block
ispLSI 5000VE Description
The ispLSI 5000VE Family of In-System Programmable
High Density Logic Devices is based on Generic Logic
Blocks (GLBs) of 32 registered macrocells and a single
Global Routing Pool (GRP) structure interconnecting the
GLBs.
Outputs from the GLBs drive the Global Routing Pool
(GRP) between the GLBs. Switching resources are pro-
vided to allow signals in the Global Routing Pool to drive
any or all the GLBs in the device. This mechanism allows
fast, efficient connections across the entire device.
Each GLB contains 32 macrocells and a fully populated,
programmable AND-array with 160 logic product terms
and three extra control product terms. The GLB has 68
inputs from the Global Routing Pool which are available
in both true and complement form for every product term.
The 160 product terms are grouped in 32 sets of five and
sent into a Product Term Sharing Array (PTSA) which
allows sharing up to a maximum of 35 product terms for
a single function. Alternatively, the PTSA can be by-
passed for functions of five product terms or less. The
three extra product terms are used for shared controls:
reset, clock, clock enable and output enable.
Functional Block Diagram
5256ve_10


Similar Part No. - ISPLSI5256VE-125LF256I

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
ISPLSI5256VE LATTICE-ISPLSI5256VE Datasheet
275Kb / 25P
   In-System Programmable 3.3V SuperWIDE™ High Density PLD
January 2002
More results

Similar Description - ISPLSI5256VE-125LF256I

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
ISPLSI5128VE LATTICE-ISPLSI5128VE Datasheet
211Kb / 21P
   In-System Programmable 3.3V SuperWIDE High Density PLD
5384VA LATTICE-5384VA Datasheet
350Kb / 28P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
ISPLSI5384VE-125LB272 LATTICE-ISPLSI5384VE-125LB272 Datasheet
242Kb / 22P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
5256VA LATTICE-5256VA Datasheet
311Kb / 25P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
5512VA LATTICE-5512VA Datasheet
331Kb / 26P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
5256V LATTICE-5256V Datasheet
311Kb / 25P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
5384VA LATTICE-5384VA_02 Datasheet
311Kb / 31P
   In-System Programmable 3.3V SuperWIDE??High Density PLD
ISPLSI5512VE LATTICE-ISPLSI5512VE Datasheet
275Kb / 25P
   In-System Programmable 3.3V SuperWIDE™ High Density PLD
January 2002
2032VE LATTICE-2032VE Datasheet
179Kb / 14P
   3.3V In-System Programmable High Density SuperFAST??PLD
2064VE LATTICE-2064VE Datasheet
200Kb / 15P
   3.3V In-System Programmable High Density SuperFAST??PLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com