Electronic Components Datasheet Search |
|
HY64UD16322M-DF70E Datasheet(PDF) 9 Page - Hynix Semiconductor |
|
HY64UD16322M-DF70E Datasheet(HTML) 9 Page - Hynix Semiconductor |
9 / 11 page HY64UD16322M Series 9 Revision 1.7 March. 2002 AVOID TIMING /WE /CS1 ADD < tRC ≥ 10us ABNORMAL TIMING /WE /CS1 ADD ≥ tRC ≥ 10us AVOIDABLE TIMING(1) Hynix 1T/1C SRAM has a timing which is not supported at read operation. If your system has multiple invalid address signal shorter than tRC during over 10us at read operation which showed in abnormal timing, Hynix 1T/1C SRAM needs a normal read timing at least during 10us which showed in avoidable timing(1) or toggle the /CS1 to high( ≥tRC) one time at least which showed in avoidable timing(2) /WE /CS1 ADD ≥ 10us ≥ tRC AVOIDABLE TIMING(2) < tRC |
Similar Part No. - HY64UD16322M-DF70E |
|
Similar Description - HY64UD16322M-DF70E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |