Electronic Components Datasheet Search |
|
TLV320DAC32IRHBT Datasheet(PDF) 6 Page - Burr-Brown (TI) |
|
|
TLV320DAC32IRHBT Datasheet(HTML) 6 Page - Burr-Brown (TI) |
6 / 65 page www.ti.com TLV320DAC32 SLAS506A – NOVEMBER 2006 – REVISED NOVEMBER 2006 ELECTRICAL CHARACTERISTICS (continued) At 25°C, AVDD_DAC, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48 kHz, 16-bit audio data (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Maximum programmable output 9 dB level control gain Programmable output level control gain step 1 dB size RL = 32 Ω, 0.1% THD 25 PO Maximum output power mW RL = 16 Ω, 0.1% THD 50 SNR Signal-to-noise ratio(2) 85 94 dB –79 –60 Total harmonic 1-kHz Output, PO = 26 mW, RL = 16 Ω dB% distortion 0.011 Channel separation 1 kHz, 0-dB Input 85 dB Power supply rejection 1 KHz, 100 mVpp on AVDD_DAC, DRVDD1/2 52 dB ratio Mute attenuation 1-kHz Output 107 dB DIFFERENTIAL STEREO HEADPHONE DRIVER 0-dB Gain to high power outputs. Output 0-dB full-scale output common-mode voltage setting = 1.65 V, 1.27 V voltage Differential output configuration(3) SNR Signal-to-noise ratio(4) 95 dB DIFFERENTIAL SPEAKER DRIVER DRVDD = 3.6 V, HPLCOM = 1.8 V, PO Maximum output power 0.5 W HPLCOM/HPRCOM Gain = 5, RL = 8 Ω 0-dB Full-scale output 0-dB Gain for HPLCOM/HPRCOM, 1.15 Vrms voltage Output common-mode voltage setting = 1.65 V, RL = 8 Ω Total harmonic Fs = 48 kHz, 0-dB Full-scale signal, –71 dB distortion 0-dB Gain at HPLCOM/HPRCOM, RL = 8 Ω DIGITAL I/O 0.3 × VIL Input low level IIL = +5 µA –0.3 V IOVDD 0.7 × IIH = +5 µA, IOVDD > 1.6 V IOVDD VIH Input high level(5) V IIH = +5 µA, IOVDD < 1.6 V IOVDD 0.1 × VOL Output low level IIH = 2 TTL loads V IOVDD 0.8 × VOH Output high level IOH = 2 TTL loads V IOVDD SUPPLY CURRENT AVDD_DAC+DRVDD 3.99 Current DVDD 0.025 mA LINEL/R only routed to single-ended stereo headphones, DAC = off, Analog IOVDD 0.001 Headphone Mixer = on, PLL = off, LDO = off, amplifier AVDD_DAC+DRVDD 13.17 analog mixer enabled, no signal applied Power DVDD 0.045 mW IOVDD 0.003 (2) Ratio of output level with a 1-kHz full-scale input, to the output level playing an all-zero signal, measured , A-weighted over a 20-Hz to 20-kHz bandwidth. (3) Unless otherwise noted, all measurements use output common-mode voltage setting of 1.35 V, 0-dB output level control gain, 16- Ω differential load. (4) Ratio of output level with a 1-kHz full-scale input, to the output level playing an all-zero signal, measured , A-weighted over a 20-Hz to 20-kHz bandwidth. (5) When IOVDD < 1.6 V, minimum VIH is 1.1 V. 6 Submit Documentation Feedback |
Similar Part No. - TLV320DAC32IRHBT |
|
Similar Description - TLV320DAC32IRHBT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |