Electronic Components Datasheet Search |
|
M48T02-200PC1 Datasheet(PDF) 9 Page - STMicroelectronics |
|
M48T02-200PC1 Datasheet(HTML) 9 Page - STMicroelectronics |
9 / 27 page 9/27 M48T08, M48T08Y, M48T18 WRITE Mode The M48T08/18/08Y is in the WRITE Mode when- ever W, E1, and E2 are active. The start of a WRITE is referenced from the latter occurring fall- ing edge of W or E1, or the rising edge of E2. A WRITE is terminated by the earlier rising edge of W or E1, or the falling edge of E2. The addresses must be held valid throughout the cycle. E1 or W must return high or E2 low for a minimum of tE1HAX or tE2LAX from Chip Enable or tWHAX from WRITE Enable prior to the initiation of another READ or WRITE Cycle. Data-in must be valid tDVWH prior to the end of WRITE and remain valid for tWHDX af- terward. G should be kept high during WRITE Cy- cles to avoid bus contention; however, if the output bus has been activated by a low on E1 and G and a high on E2, a low on W will disable the outputs tWLQZ after W falls. Figure 8. WRITE Enable Controlled, WRITE AC Waveform AI00963 tAVAV tWHAX tDVWH DATA INPUT A0-A12 E1 W DQ0-DQ7 VALID E2 tAVWH tAVE1L tAVE2H tWLWH tAVWL tWLQZ tWHDX tWHQX |
Similar Part No. - M48T02-200PC1 |
|
Similar Description - M48T02-200PC1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |