Electronic Components Datasheet Search |
|
ADT7302ART-REEL7 Datasheet(PDF) 4 Page - Analog Devices |
|
ADT7302ART-REEL7 Datasheet(HTML) 4 Page - Analog Devices |
4 / 14 page ADT7302 Preliminary Technical Data Rev. PrE | Page 4 of 14 TIMING CHARACTERISTICS Guaranteed by design and characterization, not production tested. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. See Figure 3. TA = TMIN to TMAX, VDD = 2.7 V to 5.5 V, unless otherwise noted. Table 2. Parameter Limit Unit Comments t1 5 ns min CS to SCLK Setup Time t2 25 ns min SCLK High Pulse Width t3 25 ns min SCLK Low Pulse Width t4 1 35 ns max Data Access Time after SCLK Falling Edge t5 20 ns min Data Setup Time prior to SCLK Rising Edge t6 5 ns min Data Hold Time after SCLK Rising Edge t7 5 ns min CS to SCLK Hold Time t81 40 ns max CS to DOUT High Impedance 1 Measured with the load circuit of Figure 2. 1.6V 200 µA 200 µAIOH IOL TO OUTPUT PIN CL 50pF Figure 2. Load Circuit for Data Access Time and Bus Relinquish Time |
Similar Part No. - ADT7302ART-REEL7 |
|
Similar Description - ADT7302ART-REEL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |