Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

WV3HG64M72AER-AD6 Datasheet(PDF) 5 Page - White Electronic Designs Corporation

Part # WV3HG64M72AER-AD6
Description  512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG64M72AER-AD6 Datasheet(HTML) 5 Page - White Electronic Designs Corporation

  WV3HG64M72AER-AD6 Datasheet HTML 1Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG64M72AER-AD6 Datasheet HTML 9Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
WV3HG64M72AER-AD6
March 2005
Rev. 1
ADVANCED
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 IDD SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only
Symbol
Proposed Conditions
534
403
Units
IDD0
Operating one bank active-precharge current;
tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS\ is HIGH between valid commands;
Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
2,420
2,250
mA
IDD1
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD);
CKE is HIGH, CS\ is HIGH between valid commands; Address businputs are SWITCHING; Data pattern is
same as IDAD6W
2,640
2,400
mA
IDD2P
Precharge power-down current;
All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus
inputs are FLOATING
730
670
mA
IDD2Q
Precharge quiet standby current;
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputsare STABLE;
Data bus inputs are FLOATING
1,110
1,040
mA
IDD2N
Precharge standby current;
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
1,090
1,060
mA
IDD3P
Active power-down current;
All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0mA
1,190
1,130
mA
Slow PDN Exit MRS(12) = 1mA
600
570
mA
IDD3N
Active standby current;
All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
1,840
1,730
mA
IDAD6W
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP
= tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data
bus inputs are SWITCHING
3,550
2,810
mA
IDAD6R
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS =
tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as IDAD6W
3,230
2,730
mA
IDD5B
Burst auto refresh current;
tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS\ is HIGH between valid
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
3,610
3,430
mA
IDD6
Self refresh current;
CK and CK\ at 0V; CKE 0.2V; Other control and address bus inputs
are FLOATING; Data bus inputs are FLOATING
740
680
mA
IDD7
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC =
tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address
bus inputs are STABLE during DESELECTs; Data pattern is same as IDAD6R; Refer to the following page for
detailed timing conditions
5,540
5,210
mA


Similar Part No. - WV3HG64M72AER-AD6

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3HG64M72EER-D6 WEDC-WV3HG64M72EER-D6 Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
WV3HG64M72EER-D7 WEDC-WV3HG64M72EER-D7 Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
WV3HG64M72EER-PD4 WEDC-WV3HG64M72EER-PD4 Datasheet
195Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG64M72EER403D6IMG WEDC-WV3HG64M72EER403D6IMG Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
WV3HG64M72EER403D6ISG WEDC-WV3HG64M72EER403D6ISG Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
More results

Similar Description - WV3HG64M72AER-AD6

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3HG64M72EER-D6 WEDC-WV3HG64M72EER-D6 Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
WV3HG64M72EER-PD4 WEDC-WV3HG64M72EER-PD4 Datasheet
195Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG64M72EER-D7 WEDC-WV3HG64M72EER-D7 Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
W3HG64M72EER-AD7 WEDC-W3HG64M72EER-AD7 Datasheet
195Kb / 14P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3EG7266S-D3 WEDC-W3EG7266S-D3 Datasheet
172Kb / 12P
   512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 WEDC-W3EG7263S-D3 Datasheet
219Kb / 13P
   512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
WV3HG64M72EEU-PD4 WEDC-WV3HG64M72EEU-PD4 Datasheet
150Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM, UNBUFFERED SO-DIMM, w/PLL
WED3DG7266V-D1 WEDC-WED3DG7266V-D1 Datasheet
120Kb / 7P
   512MB - 64Mx72 SDRAM, UNBUFFERED, w/PLL
W3DG7263V-D2 WEDC-W3DG7263V-D2 Datasheet
150Kb / 9P
   512MB - 64Mx72 SDRAM, REGISTER and SPD, w/PLL
W3DG7266V-D2 WEDC-W3DG7266V-D2 Datasheet
150Kb / 9P
   512MB - 64Mx72 SDRAM, REGISTER and SPD, w/PLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com