1

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

White Electronic Designs

WSF128K32-XH2X

October 2004

Rev. 4

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

PRELIMINARY*

FEATURES

Access Times of 25ns (SRAM) and 70, 90 and

120ns (FLASH)

Packaging:

• 66-pin, PGA Type, 1.385 inch square HIP,

Hermetic Ceramic HIP (Package 402)

128Kx32 SRAM

128Kx32 5V Flash

Organized as 128Kx32 of SRAM and 128Kx32 of

Flash Memory with common Data Bus

Low Power CMOS

Commercial, Industrial and Military Temperature

Ranges

TTL Compatible Inputs and Outputs

Built-in Decoupling Caps and Multiple Ground Pins

for Low Noise Operation

Weight - 13 grams typical

FLASH MEMORY FEATURES

10,000 Erase/Program Cycles

Sector Architecture

• 8 equal size sectors of 16K bytes each

• Any combination of sectors can be concurrently

erased. Also supports full chip erase

5 Volt Programming; 5V ± 10% Supply

Embedded Erase and Program Algorithms

Hardware Write Protection

Page Program Operation and Internal Program

Control Time.

* This product is under development, not fully characterized, and is subject to change

without notice.

Note: Programming information available upon request.

FIGURE 1 – PIN CONFIGURATION FOR WSF128K32-XH2X

Block Diagram

NC

GND

FCS#

SCS#

OE#

NC

GND

11

22

33

44

55

66

1

12

23

34

45

56

Top View

OE#

FCS#

SCS#

128K x 8 Flash

128K x 8 SRAM

128K x 8 Flash

128K x 8 SRAM

128K x 8 Flash

128K x 8 SRAM

128K x 8 Flash

128K x 8 SRAM

Pin Description

D0-31

Data Inputs/Outputs

A0-16

Address Inputs

SWE1-4#

SRAM Write Enable

SCS#

SRAM Chip Selects

OE#

Output Enable

Power Supply

GND

Ground

NC

Not Connected

FWE1-4#

Flash Write Enable

FCS#

Flash Chip Select