Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

WED3EG6417S202D4 Datasheet(PDF) 6 Page - White Electronic Designs Corporation

Part # WED3EG6417S202D4
Description  128MB - 16Mx64 DDR SDRAM UNBUFFERED
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WED3EG6417S202D4 Datasheet(HTML) 6 Page - White Electronic Designs Corporation

  WED3EG6417S202D4 Datasheet HTML 1Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 2Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 3Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 4Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 5Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 6Page - White Electronic Designs Corporation WED3EG6417S202D4 Datasheet HTML 7Page - White Electronic Designs Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 7 page
background image
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WED3EG6417S-D4
March 2002
Rev. # 0
*ADVANCED
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
IDD1 : OPERATING CURRENT: ONE
BANK
1. Typical Case : VCC = 2.5V, T = 25°C
2. Worst Case : VCC = 2.7V, T = 10°C
3. Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge are
changing once per clock cycle.
Iout = 0mA
4. Timing patterns
-DDR200 (100MHz, CL = 2) : tCK = 10ns, CL2, BL = 4,
tRCD = 2*tCK, tRAG = 5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the same
timing with random address changing; 50% of data
changing at every burst
-DDR266B (133MHz, CL = 2.5): tCK = 7.5ns, CL = 2.5,
BL = 4, tRCD = 3*tCK, tRC = 9*tCK, tRAG = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat the
same timing with random address changing; 50% of
data changing at every burst
-DDR266A (133MHz, CL = 2) : tCK = 7.5ns, CL = 2, BL
= 4, tRCD = 3*tCK, tRC = 9*tCK, tRAG = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat the
same timing with random address changing; 50% of
data changing at every burst
IDD7A : OPERATING CURRENT : FOUR
BANK OPERATION
1. Typical Case : VCC = 2.5V, T = 25°C
2. Worst Case : VCC = 2.7V, T = 10°C
3. Four banks are being interleaved with tRC (min), Burst
Mode, Address and Control inputs on NOP edge are
not changing.
Iout = 0mA
4. Timing patterns
-DDR200 (100MHz, CL = 2) : tCK = 10ns, CL2, BL =
4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 -
repeat the same timing with random address
changing; 100% of data changing at every burst
-DDR266B (133MHz, CL = 2.5) : tCK = 7.5ns, CL =
2.5, BL = 4, tRRD = 2*tCK, tRCD = 3*tCK
Read with autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1
R0 - repeat the same timing with random address
changing; 100% of data changing at every burst
-DDR266A (133MHz, CL = 2) : tCK = 7.5ns, CL2 = 2,
BL = 4, tRRD = 2*tCK, tRCD = 3*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1
R0 - repeat the same timing with random address
changing; 100% of data changing at every burst
Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP,
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A


Similar Part No. - WED3EG6417S202D4

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WED3EG6418S-D4 WEDC-WED3EG6418S-D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S202D4 WEDC-WED3EG6418S202D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S262D4 WEDC-WED3EG6418S262D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S265D4 WEDC-WED3EG6418S265D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S335D4 WEDC-WED3EG6418S335D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
More results

Similar Description - WED3EG6417S202D4

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG6418S-D3 WEDC-W3EG6418S-D3 Datasheet
205Kb / 12P
   128MB - 16Mx64 DDR SDRAM UNBUFFERED
W3DG6417V-D2 WEDC-W3DG6417V-D2 Datasheet
113Kb / 6P
   128MB - 16Mx64, SDRAM UNBUFFERED
W3DG6418V-D1 WEDC-W3DG6418V-D1 Datasheet
135Kb / 7P
   128MB - 16Mx64 SDRAM UNBUFFERED
WED3EG6418S-D4 WEDC-WED3EG6418S-D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
W3DG6418V-AD1 WEDC-W3DG6418V-AD1 Datasheet
123Kb / 7P
   128MB - 16Mx64 SDRAM UNBUFFERED
WED3DG6419V-D2 WEDC-WED3DG6419V-D2 Datasheet
113Kb / 6P
   128MB - 16Mx64 SDRAM UNBUFFERED
W3DG6418V-D2 WEDC-W3DG6418V-D2 Datasheet
127Kb / 7P
   128MB - 16Mx64, SDRAM UNBUFFERED
W3DG6416V-D1 WEDC-W3DG6416V-D1 Datasheet
126Kb / 6P
   128MB- 16Mx64 SDRAM, UNBUFFERED
W3DG6416V-D2 WEDC-W3DG6416V-D2 Datasheet
101Kb / 5P
   128MB-16Mx64 SDRAM UNBUFFERED
WED3DG6417V-D1 WEDC-WED3DG6417V-D1 Datasheet
113Kb / 6P
   128MB- 16Mx64 SDRAM, UNBUFFERED
More results


Html Pages

1 2 3 4 5 6 7


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com