Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W3E16M72SR-200BI Datasheet(PDF) 9 Page - White Electronic Designs Corporation

Part # W3E16M72SR-200BI
Description  16Mx72 Registered DDR SDRAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3E16M72SR-200BI Datasheet(HTML) 9 Page - White Electronic Designs Corporation

Back Button W3E16M72SR-200BI Datasheet HTML 5Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 6Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 7Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 8Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 9Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 10Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 11Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 12Page - White Electronic Designs Corporation W3E16M72SR-200BI Datasheet HTML 13Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
9
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
W3E16M72SR-XBX
February 2005
Rev. 2
will be written to memory; if the DQM signal is registered
HIGH, the corresponding data inputs will be ignored, and a
WRITE will not be executed to that byte/column location.
PRECHARGE
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all banks.
The bank(s) will be available for a subsequent row access
a specified time (tRP) after the PRECHARGE command is
issued. Except in the case of concurrent auto precharge,
where a READ or WRITE command to a different bank is
allowed as long as it does not interrupt the data transfer
in the current bank and does not violate any other timing
parameters. Input A10 determines whether one or all
banks are to be precharged, and in the case where only
one bank is to be precharged, inputs BA0, BA1 select the
bank. Otherwise BA0, BA1 are treated as “Don’t Care.”
Once a bank has been precharged, it is in the idle state and
must be activated prior to any READ or WRITE commands
being issued to that bank. A PRECHARGE command will
be treated as a NOP if there is no open row in that bank
(idle state), or if the previously open row is already in the
process of precharging.
AUTO PRECHARGE
AUTO PRECHARGE is a feature which performs the
same individual-bank PRECHARGE function described
above, but without requiring an explicit command. This is
accomplished by using A10 to enable AUTO PRECHARGE
in conjunction with a specific READ or WRITE command.
A precharge of the bank/row that is addressed with the
READ or WRITE command is automatically performed
upon completion of the READ or WRITE burst. AUTO
PRECHARGE is nonpersistent in that it is either enabled
or disabled for each individual READ or WRITE command.
The device supports concurrent auto precharge if the
command to the other bank does not interrupt the data
transfer to the current bank.
AUTO PRECHARGE ensures that the precharge is initiated
at the earliest valid stage within a burst. This “earliest valid
stage” is determined as if an explicit precharge command
was issued at the earliest possible time, without violating
tRAS (MIN).The user must not issue another command to
the same bank until the precharge time (tRP) is completed.
This is determined as if an explicit PRECHARGE command
was issued at the earliest possible time, without violating
tRAS (MIN).
BURST TERMINATE
The BURST TERMINATE command is used to truncate
READ bursts (with auto precharge disabled). The most
recently registered READ command prior to the BURST
TERMINATE command will be truncated. The open page
which the READ burst was terminated from remains
open.
AUTO REFRESH
AUTO REFRESH is used during normal operation of the
DDR SDRAM and is analogous to CAS#-BEFORE-RAS#
(CBR) REFRESH in conventional DRAMs. This command
is nonpersistent, so it must be issued each time a refresh
is required.
The addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care” during
an AUTO REFRESH command. Each DDR SDRAM
requires AUTO REFRESH cycles at an average interval
of 7.8125
µs (maximum).
To allow for improved efficiency in scheduling and
switching between tasks, some flexibility in the absolute
refresh interval is provided. A maximum of eight AUTO
REFRESH commands can be posted to any given DDR
SDRAM, meaning that the maximum absolute interval
between any AUTO REFRESH command and the next
AUTO REFRESH command is 9 x 7.8125
µs (70.3µs). This
maximum absolute interval is to allow future support for
DLL updates internal to the DDR SDRAM to be restricted
to AUTO REFRESH cycles, without allowing excessive
drift in tAC between updates.
Although not a JEDEC requirement, to provide for future
functionality features, CKE must be active (High) during
the AUTO REFRESH period. The AUTO REFRESH period
begins when the AUTO REFRESH command is registered
and ends tRFC later.


Similar Part No. - W3E16M72SR-200BI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3E16M72S-200BC WEDC-W3E16M72S-200BC Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
W3E16M72S-200BI WEDC-W3E16M72S-200BI Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
W3E16M72S-200BM WEDC-W3E16M72S-200BM Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
W3E16M72S-250BC WEDC-W3E16M72S-250BC Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
W3E16M72S-250BI WEDC-W3E16M72S-250BI Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
More results

Similar Description - W3E16M72SR-200BI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3E16M72S-XBX WEDC-W3E16M72S-XBX Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
W3EG7217S-D3 WEDC-W3EG7217S-D3 Datasheet
276Kb / 12P
   128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL
WED3EG7218S-JD3 WEDC-WED3EG7218S-JD3 Datasheet
197Kb / 12P
   128MB - 16Mx72 DDR SDRAM UNBUFFERED
W3EG7218S-AD4 WEDC-W3EG7218S-AD4 Datasheet
164Kb / 13P
   128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL
W3E32M72SR-XSBX WEDC-W3E32M72SR-XSBX Datasheet
717Kb / 19P
   32Mx72 REGISTERED DDR SDRAM
logo
Hynix Semiconductor
HYMD132G725BL8-M HYNIX-HYMD132G725BL8-M Datasheet
259Kb / 17P
   Registered DDR SDRAM DIMM
HYMD232G726A8-M HYNIX-HYMD232G726A8-M Datasheet
260Kb / 16P
   Registered DDR SDRAM DIMM
HYMD264G726A4-M HYNIX-HYMD264G726A4-M Datasheet
262Kb / 16P
   Registered DDR SDRAM DIMM
HYMD264G726A8-M HYNIX-HYMD264G726A8-M Datasheet
282Kb / 16P
   Registered DDR SDRAM DIMM
HYMD264G726B4-M HYNIX-HYMD264G726B4-M Datasheet
234Kb / 16P
   Registered DDR SDRAM DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com