Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS43R32400A-5B Datasheet(PDF) 4 Page - Integrated Silicon Solution, Inc

Part # IS43R32400A-5B
Description  4Meg x 32 128-MBIT DDR SDRAM
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS43R32400A-5B Datasheet(HTML) 4 Page - Integrated Silicon Solution, Inc

  IS43R32400A-5B Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS43R32400A-5B Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00D
02/15/06
ISSI®
IS43R32400A
PIN FUNCTIONS
Symbol
Type
Function (In Detail)
A0-A11
Input Pin
Address inputs are sampled during several commands. During an Active
command, A0-A11 select a row to open. During a Read or Write command,
A0-A7 select a starting column for a burst. During a Pre-charge command,
A8 determines whether all banks are to be pre-charged, or a single bank.
During a Load Mode Register command, the address inputs select an
operating mode.
BA0, BA1
Input Pin
Bank Address inputs are used to select a bank during Active, Pre-charge,
Read, or Write commands. During a Load Mode Register command, BA0
and BA1 are used to select between the Base or Extended Mode Register
CAS
Input Pin
CAS is Column Access Strobe, which is an input to the device command
along with
RAS and WE. See “Command Truth Table” for details.
CKE
Input Pin
Clock Enable: CKE High activates and CKE Low de-activates internal clock
signals and input/output buffers. When CKE goes Low, it can allow Self
Refresh, Pre-charge Power Down, and Active Power Down. CKE must be
High during entire Read and Write accesses. Input buffers except CLK,
CLK, and CKE are disabled during Power Down. CKE uses an SSTL 2
input, but will detect a LVCMOS Low level after VDD is applied.
CLK,
CLK
Input Pin
All address and command inputs are sampled on the rising edge of the
clock input CLK and the falling edge of the differential clock input
CLK.
Output data is referenced from the crossings of CLK and
CLK.
CS
Input Pin
The Chip Select input enables the Command Decoding block of the device.
When
CS is disabled, a NOP occurs. See “Command Truth Table” for
details. Multiple DDR SDRAM devices can be managed with
CS.
DM0-DM3
Input Pin
These are the Data Mask inputs. During a Write operation, the Data Mask
input allows masking of the data bus. DM is sampled on each edge of DQS.
There are four Data Mask input pins for the x32 DDR SDRAM. Each input
applies to DQ0-DQ7, DQ8-DQ15, DQ16-DQ23, or DQ24-DQ31.
DQS0-DQS3
Input/Output Pin
These are the Data Strobe inputs. The Data Strobe is used for data capture.
During a Read operation, the DQS output signal from the device is edge-
aligned with valid data on the data bus. During a Write operation, the DQS
input should be issued to the DDR SDRAM device when the input values on
DQ inputs are stable. There are four Data Strobe pins for the x32 DDR
SDRAM. Each of the four Data Strobe pins applies to DQ0-DQ7, DQ8-
DQ15, DQ16-DQ23, or DQ24-DQ31.
DQ0-DQ31
Input/Output Pin
The pins DQ0 to DQ31 represent the data bus. For Write operations, the
data bus is sampled on Data Strobe. For Read operations, the data bus is
sampled on the crossings of CK and
CK.
NC
No Connect: This pin should be left floating. These pins could be used for
256Mbit or higher density DDR SDRAM.
RAS
Input Pin
RAS is Row Access Strobe, which is an input to the device command
along with
CAS and WE. See “Command Truth Table” for details.
WE
Input Pin
WE is Write Enable, which is an input to the device command along with
RAS and CAS. See “Command Truth Table” for details.
VDDQ
Power Supply Pin
VDDQ is the output buffer power supply.
VDD
Power Supply Pin
VDD is the device power supply.
VREF
Power Supply Pin
VREF is the reference voltage for SSTL 2.
VSSQ
Power Supply Pin
VSSQ is the output buffer ground.
VSS
Power Supply Pin
VSS is the device ground.


Similar Part No. - IS43R32400A-5B

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS43R32400D ISSI-IS43R32400D Datasheet
1Mb / 57P
   Four internal banks for concurrent operation
IS43R32400D-4BL ISSI-IS43R32400D-4BL Datasheet
1Mb / 57P
   Four internal banks for concurrent operation
IS43R32400D-4BLI ISSI-IS43R32400D-4BLI Datasheet
1Mb / 57P
   Four internal banks for concurrent operation
IS43R32400D-5BL ISSI-IS43R32400D-5BL Datasheet
1Mb / 57P
   Four internal banks for concurrent operation
IS43R32400D-5BLI ISSI-IS43R32400D-5BLI Datasheet
1Mb / 57P
   Four internal banks for concurrent operation
More results

Similar Description - IS43R32400A-5B

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S32400B ISSI-IS42S32400B Datasheet
624Kb / 60P
   4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS45S32400B ISSI-IS45S32400B Datasheet
622Kb / 60P
   4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S32400D ISSI-IS42S32400D Datasheet
479Kb / 60P
   4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Circuit Solu...
IC43R32400 ICSI-IC43R32400 Datasheet
3Mb / 18P
   1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
logo
Integrated Silicon Solu...
IS43R16800A1 ISSI-IS43R16800A1 Datasheet
2Mb / 72P
   8Meg x 16 128-MBIT DDR SDRAM
IS43R16800A-6 ISSI-IS43R16800A-6 Datasheet
1Mb / 47P
   8Meg x 16 128-MBIT DDR SDRAM
42S16800A ISSI-42S16800A Datasheet
540Kb / 61P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Circuit Solu...
IS42LS81600A ICSI-IS42LS81600A Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IC42S32400 ICSI-IC42S32400 Datasheet
899Kb / 62P
   1M x 32 Bit x 4 Banks (128-MBIT) SDRAM
logo
Etron Technology, Inc.
EM6AA320 ETRON-EM6AA320 Datasheet
366Kb / 17P
   8M x 32 DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com