Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS42S16160B-7TI Datasheet(PDF) 7 Page - Integrated Silicon Solution, Inc

Part # IS42S16160B-7TI
Description  32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS42S16160B-7TI Datasheet(HTML) 7 Page - Integrated Silicon Solution, Inc

Back Button IS42S16160B-7TI Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS42S16160B-7TI Datasheet HTML 11Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 62 page
background image
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
7
PRELIMINARYINFORMATION
Rev. 00E
05/25/06
ISSI®
IS42S83200B,
IS42S16160B
GENERAL DESCRIPTION
READ
The READ command selects the bank from BA0, BA1
inputs and starts a burst read access to an active row.
Inputs A0-A9 (x8); A0-A8 (x16) provides the starting column
location. When A10 is HIGH, this command functions as an
AUTO PRECHARGE command. When the auto precharge
is selected, the row being accessed will be precharged at
the end of the READ burst. The row will remain open for
subsequent accesses when AUTO PRECHARGE is not
selected. DQ’s read data is subject to the logic level on the
DQM inputs two clocks earlier. When a given DQM signal
was registered HIGH, the corresponding DQ’s will be High-
Z two clocks later. DQ’s will provide valid data when the
DQM signal was registered LOW.
WRITE
A burst write access to an active row is initiated with the
WRITE command. BA0, BA1 inputs selects the bank, and
the starting column location is provided by inputs A0-A9
(x8); A0-A8 (x16). Whether or not AUTO-PRECHARGE is
used is determined by A10.
The row being accessed will be precharged at the end of the
WRITE burst, if AUTO PRECHARGE is selected. If AUTO
PRECHARGE is not selected, the row will remain open for
subsequent accesses.
A memory array is written with corresponding input data on
DQ’s and DQM input logic level appearing at the same time.
Data will be written to memory when DQM signal is LOW.
When DQM is HIGH, the corresponding data inputs will be
ignored, and a WRITE will not be executed to that byte/
column location.
PRECHARGE
The PRECHARGE command is used to deactivate the open
row in a particular bank or the open row in all banks. BA0,
BA1 can be used to select which bank is precharged or they
are treated as “Don’t Care”. A10 determined whether one or
all banks are precharged. After executing this command,
the next command for the selected bank(s) is executed after
passage of the period t
RP, which is the period required for
bank precharging. Once a bank has been precharged, it is
in the idle state and must be activated prior to any READ or
WRITE commands being issued to that bank.
AUTO PRECHARGE
TheAUTOPRECHARGEfunctionensuresthattheprecharge
is initiated at the earliest valid stage within a burst. This
function allows for individual-bank precharge without requir-
ing an explicit command. A10 to enable the AUTO
PRECHARGE function in conjunction with a specific READ
or WRITE command. For each individual READ or WRITE
command, auto precharge is either enabled or disabled.
AUTO PRECHARGE does not apply except in full-page
burst mode. Upon completion of the READ or WRITE burst,
a precharge of the bank/row that is addressed is automati-
cally performed.
AUTO REFRESH COMMAND
This command executes the AUTO REFRESH operation.
The row address and bank to be refreshed are automatically
generated during this operation. The stipulated period (tRC) is
required for a single refresh operation, and no other com-
mands can be executed during this period. This command is
executed at least 8192 times for every 64ms. During an
AUTO REFRESH command, address bits are “Don’t Care”.
This command corresponds to CBR Auto-refresh.
BURST TERMINATE
The BURST TERMINATE command forcibly terminates the
burst read and write operations by truncating either fixed-
length or full-page bursts and the most recently registered
READ or WRITE command prior to the BURST TERMI-
NATE.
COMMAND INHIBIT
COMMAND INHIBIT prevents new commands from being
executed. Operations in progress are not affected, apart
from whether the CLK signal is enabled
NO OPERATION
When
CS is low, the NOP command prevents unwanted
commands from being registered during idle or wait states.
LOAD MODE REGISTER
During the LOAD MODE REGISTER command the mode
register is loaded from A0-A12. This command can only be
issued when all banks are idle.
ACTIVE COMMAND
When the ACTIVE COMMAND is activated, BA0, BA1
inputs selects a bank to be accessed, and the address
inputs on A0-A12 selects the row. Until a PRECHARGE
command is issued to the bank, the row remains open for
accesses.


Similar Part No. - IS42S16160B-7TI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S16160B-7T ISSI-IS42S16160B-7T Datasheet
768Kb / 62P
   256-MBIT SYNCHRONOUS DRAM
IS42S16160B-7TL ISSI-IS42S16160B-7TL Datasheet
768Kb / 62P
   256-MBIT SYNCHRONOUS DRAM
IS42S16160B-7TLI ISSI-IS42S16160B-7TLI Datasheet
768Kb / 62P
   256-MBIT SYNCHRONOUS DRAM
More results

Similar Description - IS42S16160B-7TI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S83200D ISSI-IS42S83200D Datasheet
1Mb / 63P
   32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM
IS42S83200G ISSI-IS42S83200G Datasheet
942Kb / 63P
   32Meg x 8, 16Meg x16 256Mb SYNCHRONOUS DRAM
IS45S16800B ISSI-IS45S16800B Datasheet
571Kb / 59P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS42S16800B ISSI-IS42S16800B Datasheet
563Kb / 60P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS42S81600D ISSI-IS42S81600D Datasheet
567Kb / 62P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Circuit Solu...
IS42LS81600A ICSI-IS42LS81600A Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Silicon Solu...
42S16800A ISSI-42S16800A Datasheet
540Kb / 61P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Qimonda AG
HYB39SC256 QIMONDA-HYB39SC256 Datasheet
1Mb / 24P
   256-MBit Synchronous DRAM
logo
Integrated Silicon Solu...
IS42S16160B-6BL ISSI-IS42S16160B-6BL Datasheet
768Kb / 62P
   256-MBIT SYNCHRONOUS DRAM
IS42R83200D ISSI-IS42R83200D Datasheet
1Mb / 62P
   256-MBIT SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com