Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS43R16160A Datasheet(PDF) 3 Page - Integrated Silicon Solution, Inc

Part # IS43R16160A
Description  16Meg x 16 256-MBIT DDR SDRAM
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS43R16160A Datasheet(HTML) 3 Page - Integrated Silicon Solution, Inc

  IS43R16160A Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS43R16160A Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 56 page
background image
Integrated Silicon Solution, Inc. — 1-800-379-4774
3
Rev. 00B
11/28/05
ISSI®
IS43R16160A
PIN FUNCTIONS
Symbol
Type
Function (In Detail)
A0-A12
Input Pin
Address inputs are sampled during several commands. During an Active
command, A0-A12 select a row to open. During a Read or Write command,
A0-A8 select a starting column for a burst. During a Pre-charge command, A10
determines whether all banks are to be pre-charged, or a single bank. During a
Load Mode Register command, the address inputs select an operating mode.
BA0, BA1
Input Pin
Bank Address inputs are used to select a bank during Active, Pre-charge,
Read, or Write commands. During a Load Mode Register command, BA0
and BA1 are used to select between the Base or Extended Mode Register
CAS
Input Pin
CAS is Column Access Strobe, which is an input to the device command
along with
RAS and WE. See “Command Truth Table” for details.
CKE
Input Pin
Clock Enable: CKE High activates and CKE Low de-activates internal clock
signals and input/output buffers. When CKE goes Low, it can allow Self
Refresh, Pre-charge Power Down, and Active Power Down. CKE must be
High during entire Read and Write accesses. Input buffers except CK,
CK, and CKE are disabled during Power Down. CKE uses an SSTL 2
input, but will detect a LVCMOS Low level after VDD is applied.
CK,
CK
Input Pin
All address and command inputs are sampled on the rising edge of the
clock input CK and the falling edge of the differential clock input
CK.
Output data is referenced from the crossings of CK and
CK.
CS
Input Pin
The Chip Select input enables the Command Decoding block of the device.
When
CS is disabled, a NOP occurs. See “Command Truth Table” for
details. Multiple DDR SDRAM devices can be managed with
CS.
LDM, UDM
Input Pin
These are the Data Mask inputs. During a Write operation, the Data Mask
input allows masking of the data bus. DM is sampled on each edge of DQS.
There are two Data Mask input pins for the x16 DDR SDRAM. Each input
applies to DQ0-DQ7, or DQ8-DQ15.
LDQS, UDQS
Input/Output Pin
These are the Data Strobe inputs. The Data Strobe is used for data capture.
During a Read operation, the DQS output signal from the device is edge-
aligned with valid data on the data bus. During a Write operation, the DQS
input should be issued to the DDR SDRAM device when the input values on
DQ inputs are stable. There are two Data Strobe pins for the x16 DDR
SDRAM. Each of the two Data Strobe pins applies to DQ0-DQ7, or DQ8-DQ15.
DQ0-DQ15
Input/Output Pin
The pins DQ0 to DQ15 represent the data bus. For Write operations, the
data bus is sampled on Data Strobe. For Read operations, the data bus is
sampled on the crossings of CK and
CK.
NC
No Connect: This pin should be left floating. These pins could be used for
256Mbit or higher density DDR SDRAM.
RAS
Input Pin
RAS is Row Access Strobe, which is an input to the device command
along with
CAS and WE. See “Command Truth Table” for details.
WE
Input Pin
WE is Write Enable, which is an input to the device command along with
RAS and CAS. See “Command Truth Table” for details.
VDDQ
Power Supply Pin
VDDQ is the output buffer power supply.
VDD
Power Supply Pin
VDD is the device power supply.
VREF
Power Supply Pin
VREF is the reference voltage for SSTL 2.
VSSQ
Power Supply Pin
VSSQ is the output buffer ground.
VSS
Power Supply Pin
VSS is the device ground.


Similar Part No. - IS43R16160A

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS43R16160 ISSI-IS43R16160 Datasheet
1Mb / 37P
   Auto refresh and Self refresh
IS43R16160-5TL ISSI-IS43R16160-5TL Datasheet
1Mb / 37P
   Auto refresh and Self refresh
IS43R16160-6TL ISSI-IS43R16160-6TL Datasheet
1Mb / 37P
   Auto refresh and Self refresh
IS43R16160-75TL ISSI-IS43R16160-75TL Datasheet
1Mb / 37P
   Auto refresh and Self refresh
IS43R16160B ISSI-IS43R16160B Datasheet
932Kb / 41P
   32Mx8, 16Mx16 256Mb DDR Synchronous DRAM
More results

Similar Description - IS43R16160A

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Solu...
IC43R16160 ICSI-IC43R16160 Datasheet
1Mb / 56P
   4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
logo
Integrated Silicon Solu...
IS43R16320A ISSI-IS43R16320A Datasheet
235Kb / 18P
   32Meg x 16 512-MBIT DDR SDRAM
IS43R16800A1 ISSI-IS43R16800A1 Datasheet
2Mb / 72P
   8Meg x 16 128-MBIT DDR SDRAM
IS43R16800A-6 ISSI-IS43R16800A-6 Datasheet
1Mb / 47P
   8Meg x 16 128-MBIT DDR SDRAM
logo
Mosel Vitelic, Corp
V58C365164S MOSEL-V58C365164S Datasheet
516Kb / 44P
   64 Mbit DDR SDRAM 4M X 16, 3.3VOLT
logo
Integrated Silicon Solu...
IS42S83200B ISSI-IS42S83200B Datasheet
630Kb / 62P
   32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM
IS42S83200D ISSI-IS42S83200D Datasheet
1Mb / 63P
   32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM
logo
Mosel Vitelic, Corp
V58C2256 MOSEL-V58C2256 Datasheet
814Kb / 61P
   HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C265164S MOSEL-V58C265164S Datasheet
451Kb / 44P
   64 Mbit DDR SDRAM 2.5 VOLT 4M X 16
logo
Integrated Silicon Solu...
IS43R32400A ISSI-IS43R32400A Datasheet
1Mb / 25P
   4Meg x 32 128-MBIT DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com