Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1370BV25-133AI Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1370BV25-133AI
Description  512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1370BV25-133AI Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1370BV25-133AI Datasheet HTML 4Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 5Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 6Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 7Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 8Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 9Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 10Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 11Page - Cypress Semiconductor CY7C1370BV25-133AI Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
CY7C1372BV25
CY7C1370BV25
Document #: 38-05252 Rev. **
Page 8 of 26
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CEs, ADSP, and ADSC must remain
inactive for the duration of tZZREC after the ZZ input returns
LOW.
Notes:
Notes:
7.
All Voltage referenced to Ground.
8.
Overshoot: VIH(AC) < VDD + 1.5V for t < tTCYC/2; undershoot: VIL(AC) < 0.5V for t < tTCYC/2; power-up: VIH < 2.6V and VDD < 2.4V and VDDQ < 1.4V for t < 200 ms.
9.
tCS and tCH refer to the set-up and hold time requirements of latching data
from the boundary scan register.
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min.
Max.
Unit
IDDZZ
Sleep mode
standby current
ZZ > VDD – 0.2V
20
mA
tZZS
Device operation to
ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
Write Cycle Descriptions[8, 8, 9]
Function (CY7C1370BV25)
WE
BWSd
BWSc
BWSb
BWSa
Read
1
XXXX
Write – No bytes written
01111
Write Byte 0 – (DQa and DPa)
01110
Write Byte 1 – (DQb and DPb)
01101
Write Bytes 1, 0
01100
Write Byte 2 – (DQc and DPc)
01011
Write Bytes 2, 0
01010
Write Bytes 2, 1
01001
Write Bytes 2, 1, 0
01000
Write Byte 3 – (DQd and DPd)
00111
Write Bytes 3, 0
00110
Write Bytes 3, 1
00101
Write Bytes 3, 1, 0
00100
Write Bytes 3, 2
00011
Write Bytes 3, 2, 0
00010
Write Bytes 3, 2, 1
00001
Write All Bytes
00000
Function (CY7C1372BV25)
WE
BWSb
BWSa
Read
1
x
x
Write - No Bytes Written
0
1
1
Write Byte 0 - (DQa and DPa)0
1
0
Write Byte 1 - (DQb and DPb)0
0
1
Write Both Bytes
0
0
0


Similar Part No. - CY7C1370BV25-133AI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1370B CYPRESS-CY7C1370B Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
CY7C1370B-133AC CYPRESS-CY7C1370B-133AC Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
CY7C1370B-133AI CYPRESS-CY7C1370B-133AI Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
CY7C1370B-133BGC CYPRESS-CY7C1370B-133BGC Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
CY7C1370B-133BGI CYPRESS-CY7C1370B-133BGI Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
More results

Similar Description - CY7C1370BV25-133AI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1370CV25 CYPRESS-CY7C1370CV25 Datasheet
712Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL??Architecture
CY7C1370C CYPRESS-CY7C1370C Datasheet
704Kb / 27P
   512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D_06 Datasheet
511Kb / 28P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25_06 Datasheet
553Kb / 27P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1370D CYPRESS-CY7C1370D Datasheet
344Kb / 30P
   18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1354BV25 CYPRESS-CY7C1354BV25 Datasheet
518Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1354A CYPRESS-CY7C1354A Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C1354A CYPRESS-CY7C1354A_04 Datasheet
402Kb / 28P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com