CYP15G0101DXA
PRELIMINARY
Document #: 38-02061 Rev. **
Page 2 of 40
ed 10-bit transmission characters. Data characters are passed
from the Transmit Input Register to an embedded 8B/10B En-
coder to improve their serial transmission characteristics.
These encoded characters are then serialized and output from
dual Positive ECL (PECL) compatible differential transmis-
sion-line drivers at a bit-rate of either 10- or 20-times the input
reference clock.
The receive (RX) section of the CYP15G0101DXA Single
Channel HOTLink II consists of a byte-wide channel. The
channel accepts a serial bit-stream from one of two PECL-
compatible differential Line Receivers and, using a completely
integrated PLL Clock Synchronizer, recovers the timing infor-
mation necessary for data reconstruction. The recovered bit-
stream is deserialized and framed into characters, 8B/10B de-
coded, and checked for transmission errors. Recovered de-
coded characters are then written to an internal Elasticity Buff-
er, and presented to the destination host system. The
integrated 8B/10B Encoder/Decoder may be bypassed for
systems that present externally encoded or scrambled data at
the parallel interface.
The parallel I/O interface may be configured for numerous
forms of clocking to provide the highest flexibility in system
architecture. In addition to clocking the transmit path interfaces
from one or multiple sources, the receive interface may be
configured to present data relative to a recovered clock (out-
put) or to a local reference clock (input).
Both the transmit and the receive channels contain indepen-
dent Built-In Self-Test (BIST) pattern generators and checkers.
This BIST hardware allows at-speed testing of the high-speed
serial data paths in both transmit and receive sections, as well
as across the interconnecting links.
HOTLink II devices are ideal for a variety of applications where
parallel interfaces can be replaced with high-speed, point-to-
point serial links. Some applications include interconnecting
backplanes on basestations, switches, routers, servers and
video transmission equipment.
CYP15G0101DXA Transceiver Logic Block Diagram
x10
Serializer
Phase
Encoder
8B/10B
Decoder
8B/10B
x11
Framer
Deserializer
TX
RX
Align
Buffer
Elasticity
Buffer