Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYP15G0101DXA-BBI Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CYP15G0101DXA-BBI
Description  Single Channel HOTLink II Transceiver
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYP15G0101DXA-BBI Datasheet(HTML) 5 Page - Cypress Semiconductor

  CYP15G0101DXA-BBI Datasheet HTML 1Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 2Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 3Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 4Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 5Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 6Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 7Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 8Page - Cypress Semiconductor CYP15G0101DXA-BBI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 40 page
background image
CYP15G0101DXA
PRELIMINARY
Document #: 38-02061 Rev. **
Page 5 of 40
Pin Descriptions
CYP15G0101DXA Single Channel HOTLink II™ Transceiver
Name
I/O Characteristics
Signal Description
Transmit Path Data Signals
TXPER
LVTTL Output,
changes relative to
REFCLK
[1]
Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is enabled
(PARCTL
≠ LOW) and a parity error is detected at the Encoder. This output is HIGH for
one transmit character-clock period to indicate detection of a parity error in the character
presented to the Encoder.
If a parity error is detected, the character in error is replaced with a C0.7 character to
force a corresponding bad-character detection at the remote end of the link. This re-
placement takes place regardless of the encoded/non-encoded state of the interface.
This output provides an indication of a Phase-Align Buffer underflow/overflow condition.
When the Phase-Align Buffer is enabled (TXCKSEL
≠ LOW, or TXCKSEL = LOW and
TXRATE = HIGH), and an underflow/overflow condition is detected, TXPER is asserted
and remains asserted until either an atomic Word Sync Sequence is transmitted or
TXRST is sampled LOW to re-center the Phase-Align Buffer.
When BIST is enabled (BISTLE = HIGH) for the transmit channel, BIST progress is
presented on this output. Once every 511 character times (plus a 16-character Word
Sync Sequence when the receive interface is clocked by REFCLK), the TXPER signal
will pulse HIGH for one transmit-character clock period to indicate a complete pass
through the BIST sequence.
TXCT[1:0]
LVTTL Input,
synchronous,
sampled by TXCLK
or REFCLK
[1]
Transmit Control. These inputs are captured on the rising edge of the transmit interface
clock as selected by TXCKSEL, and are passed to the Encoder or Transmit Shifter. They
identify how the TXD[7:0] characters are interpreted. When the Encoder is bypassed,
these inputs are interpreted as data bits. When the Encoder is enabled, these inputs
determine if the TXD[7:0] character is encoded as Data, a Special Character code, or
replaced with other Special Character codes. See Table 1 for details.
TXD[7:0]
LVTTL Input,
synchronous,
sampled by TXCLK
or REFCLK
[1]
Transmit Data Inputs. These inputs are captured on the rising edge of the transmit
interface clock as selected by TXCKSEL, and passed to the Encoder or Transmit Shifter.
When the Encoder is enabled (TXMODE[1:0]
≠ LL), TXD[7:0] specify the specific data
or command character to be sent.
TXOP
LVTTL Input,
synchronous,
internal pull-up,
sampled by
TXCLK
↑ or
REFCLK
[1]
Transmit Path Odd Parity. When parity checking is enabled (PARCTL
≠ LOW), the
parity captured at this input is XORed with the data on the TXD bus to verify the integrity
of the captured character.
TXRST
LVTTL Input, asyn-
chronous,
internal pull-up,
sampled by
TXCLK
↑ or
REFCLK
[1]
Transmit Clock Phase Reset. Active LOW. When sampled LOW, the transmit Phase-
Align Buffer is allowed to adjust its data-transfer timing (relative to TXCLK
↑) to allow
clean transfer of data from the Input Register to the Encoder or Transmit Shift Register.
When TXRST is deasserted (HIGH), the internal phase relationship between TXCLK
and the internal character-rate clock is fixed and the device operates normally.
When configured for half-rate REFCLK sampling of the transmit character stream
(TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear
Phase-Align Buffer faults caused by highly asymmetric REFCLK periods or REFCLK
inputs with excessive cycle-to-cycle jitter.
During this alignment period, one or more characters may be added to or lost from the
transmit path as the Phase-Align Buffer is cleared or reset.
TXRST must be sampled LOW by a minimum of two consecutive rising edges of TXCLK
(or one REFCLK
↑) to ensure the reset operation is initiated correctly on the channel.
This input is not interpreted when both TXCKSEL and TXRATE are LOW.
Note:
1.
When REFCLK is configured for half-rate operation (TXRATE
= HIGH), this input is sampled (or the outputs change) relative to both the rising and falling
edges of REFCLK.


Similar Part No. - CYP15G0101DXA-BBI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0101DXB CYPRESS-CYP15G0101DXB Datasheet
457Kb / 39P
   Single-channel HOTLink Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB Datasheet
445Kb / 39P
   Single-channel HOTLink II??Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB Datasheet
954Kb / 44P
   Single-channel HOTLink II Transceiver Compliant to multiple standards
CYP15G0101DXB-BBC CYPRESS-CYP15G0101DXB-BBC Datasheet
457Kb / 39P
   Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC CYPRESS-CYP15G0101DXB-BBC Datasheet
445Kb / 39P
   Single-channel HOTLink II??Transceiver
More results

Similar Description - CYP15G0101DXA-BBI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0101DXB CYPRESS-CYP15G0101DXB Datasheet
445Kb / 39P
   Single-channel HOTLink II??Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB_12 Datasheet
519Kb / 43P
   Single-channel HOTLink II??Transceiver
CYP15G0201DXB CYPRESS-CYP15G0201DXB Datasheet
577Kb / 46P
   Dual-channel HOTLink II Transceiver
CYP15G0201DXB CYPRESS-CYP15G0201DXB_05 Datasheet
656Kb / 46P
   Dual-channel HOTLink II??Transceiver
CYP15G0101 CYPRESS-CYP15G0101 Datasheet
457Kb / 39P
   Single-channel HOTLink Transceiver
CYP15G0401DXB CYPRESS-CYP15G0401DXB Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXA CYPRESS-CYP15G0401DXA Datasheet
1Mb / 48P
   Quad HOTLink II Transceiver
CYP15G0401DXB CYPRESS-CYP15G0401DXB_05 Datasheet
571Kb / 53P
   Quad HOTLink II??Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB_11 Datasheet
954Kb / 44P
   Single-channel HOTLink II Transceiver Compliant to multiple standards
CYP15G0403DXB CYPRESS-CYP15G0403DXB_11 Datasheet
605Kb / 48P
   Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com