Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1362A-200AJC Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1362A-200AJC
Description  256K x 36/512K x 18 Synchronous Pipelined Burst SRAM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1362A-200AJC Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1362A-200AJC Datasheet HTML 1Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 2Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 3Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 4Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 5Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 6Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 7Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 8Page - Cypress Semiconductor CY7C1362A-200AJC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
256K x 36/512K x 18 Synchronous
Pipelined Burst SRAM
CY7C1360A
CY7C1362A
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
Document #: 38-05258 Rev. *A
Revised May 24, 2002
Features
• Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns
• Fast clock speed: 225, 200, 166, and 150 MHz
•Fast OE access times: 2.5 ns, 3.0 ns, and 3.5 ns
• Optimal for depth expansion (one cycle chip deselect
to eliminate bus contention)
• 3.3V –5% and +10% power supply
• 3.3V or 2.5V I/O supply
• 5V-tolerant inputs except I/Os
• Clamp diodes to VSS at all inputs and outputs
• Common data inputs and data outputs
• Byte Write Enable and Global Write control
• Multiple chip enables for depth expansion:
three chip enables for A package version and two chip
enables for BG and AJ package versions
• Address pipeline capability
• Address, data, and control registers
• Internally self-timed Write Cycle
• Burst control pins (interleaved or linear burst
sequence)
• Automatic power-down feature available using ZZ mode
or CE deselect
• JTAG boundary scan for BG and AJ package version
• Low-profile 119-bump, 14-mm × 22-mm PBGA (Ball Grid
Array) and 100-pin TQFP packages
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low-power CMOS designs using advanced
triple-layer polysilicon, double-layer metal technology. Each
memory cell consists of four transistors and two high-valued
resistors.
The CY7C1360A and CY7C1362A SRAMs integrate 262,144
×
36
and
524,288 × 18
SRAM
cells
with
advanced
synchronous peripheral circuitry and a two-bit counter for
internal burst operation. All synchronous inputs are gated by
registers controlled by a positive-edge-triggered Clock Input
(CLK). The synchronous inputs include all addresses, all data
inputs, address-pipelining Chip Enable (CE), depth-expansion
Chip Enables (CE2 and CE3), burst control inputs (ADSC,
ADSP, and ADV), Write Enables (BWa, BWb, BWc, BWd, and
BWE), and global Write (GW). However, the CE3 chip enable
input is only available for the TA package version.
Asynchronous inputs include the Output Enable (OE) and
burst mode control (MODE). The data outputs (Q), enabled by
OE, are also asynchronous.
Addresses and chip enables are registered with either
Address Status Processor (ADSP) or Address Status
Controller (ADSC) input pins. Subsequent burst addresses
can be internally generated as controlled by the Burst Advance
Pin (ADV).
Address, data inputs, and Write controls are registered on-chip
to initiate self-timed Write cycle. Write cycles can be one to
four bytes wide as controlled by the Write control inputs.
Individual byte Write allows individual byte to be written. BWa
controls DQa. BWb controls DQb. BWc controls DQc. BWd
controls DQd. BWa, BWb, BWc, and BWd can be active only
with BWE being LOW. GW being LOW causes all bytes to be
written. The x18 version only has 18 data inputs/outputs (DQa
and DQb) along with BWa and BWb (no BWc, BWd, DQc, and
DQd).
For the B and T package versions, four pins are used to
implement JTAG test capabilities: Test Mode Select (TMS),
Test Data-In (TDI), Test Clock (TCK), and Test Data-Out
(TDO). The JTAG circuitry is used to serially shift data to and
from the device. JTAG inputs use LVTTL/LVCMOS levels to
shift data during this testing mode of operation. The TA
package version does not offer the JTAG capability.
The CY7C1360A and CY7C1362A operate from a +3.3V
power supply. All inputs and outputs are LVTTL-compatible.
Selection Guide
7C1360A-225
7C1362A-225
7C1360A-200
7C1362A-200
7C1360A-166
7C1362A-166
7C1360A-150
7C1362A-150
Unit
Maximum Access Time
2.5
3.0
3.5
3.5
ns
Maximum Operating Current
650
620
530
480
mA
Maximum CMOS Standby Current
10
10
10
10
mA


Similar Part No. - CY7C1362A-200AJC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1362B CYPRESS-CY7C1362B Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362B-166AC CYPRESS-CY7C1362B-166AC Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362B-166AI CYPRESS-CY7C1362B-166AI Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362B-166AJC CYPRESS-CY7C1362B-166AJC Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362B-166AJI CYPRESS-CY7C1362B-166AJI Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
More results

Similar Description - CY7C1362A-200AJC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1366A CYPRESS-CY7C1366A Datasheet
307Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM
CY7C1361A CYPRESS-CY7C1361A Datasheet
818Kb / 26P
   256K x 36/512K x 18 Synchronous Flow-Thru Burst SRAM
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
logo
AMIC Technology
A67P9318 AMICC-A67P9318_15 Datasheet
261Kb / 18P
   512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336 AMICC-A67P8336_15 Datasheet
261Kb / 18P
   512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318 AMICC-A67L9318 Datasheet
205Kb / 18P
   512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
logo
Cypress Semiconductor
CY7C1360C CYPRESS-CY7C1360C_06 Datasheet
521Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
logo
AMIC Technology
A67L9318 AMICC-A67L9318 Datasheet
255Kb / 18P
   512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336 AMICC-A67P8336 Datasheet
255Kb / 18P
   512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com